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ABSTRACT 
  
Background digital calibration techniques based on an output-referred 
error model are proposed to linearize sigma-delta (ΣΔ) modulators. A sequential 
power series (a special form of Volterra series) is found sufficient to model the 
nonlinear memory errors in a discrete-time integrator (DTI), which entails the 
application of adaptive polynomial transversal filtering for DTI error correction. 
For the calibration of feedback digital-to-analog converters, an analog domain 
pseudorandom noise (PN) removal technique is devised to resolve the input signal 
dynamic range loss resulting from the PN circulation in modulator loops. Error 
model identification is accomplished by correlating various moments of the 
digital output with a one-bit PN by exploiting the independence between the input 
and injected PN.  
A 1-0 multi-stage noise shaping  analog-to-digital converter (ADC) 
demonstrates the effectiveness/limitation of the proposed digital linearization 
techniques treating both amplifier distortion and capacitor mismatch in one frame. 
The design perspectives of low gain two-stage amplifiers are studied with other 
practical design issues in the implementation. The ADC employing 29 dB gain 
amplifiers achieves 85 dBc spurious-free dynamic range and 67 dB signal-to-
noise ratio for a 1 dBFS (1.1 VPP) 5 MHz sinusoidal input at 240 MS/s and 8 
iii 
 
oversampling ratio with the support of digital linearization in which the 
calibration time is around 7.5 msec. With 6.5 dBFS two-tone signal at 14.9 MHz 
and 15.1 MHz, the average third order intermodulation after calibration is 87.1 
dBc, which is more than 30 dB better than that without calibration. The core ADC 
consumes 37 mW from a 1.25 V supply and occupies 0.28 mm2 in a 65 nm 
CMOS low leakage digital process in which the transistor threshold voltages are 
around 0.5 V. 
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CHAPTER 1 
INTRODUCTION 
1.1 Background 
 The development of process technology has driven the change of circuit 
topologies. While technology scaling offers high-level integration of low-power, 
high-speed digital circuits, the accompanying low supply voltages degrade the on-
chip signal integrity and constrain the choice of analog circuit structures. At such 
low supply voltages, the conventional stacked cascode amplifier structures need 
to be replaced by multi-stage cascade ones to accommodate an adequately high 
dc-gain and large signal swings compromising the operating speed [1]. Due to the 
low output impedance of the short channel devices, it is getting more and more 
difficult to design highly linear circuits based on a high-gain amplifier in a 
feedback configuration. In addition, unlike in digital circuits, the device scaling in 
high-performance analog circuits is usually dictated by the thermal noise and 
device mismatch, so the performance has been limitedly enhanced in the process 
development.  
 For analog-to-digital converters (ADCs), by virtue of oversampling and 
noise shaping, the sigma-delta (ΣΔ) conversion technique makes a favorable 
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tradeoff between the signal bandwidth and signal-to-noise ratio (SNR) when 
compared to Nyquist-rate counterparts. The comparison of these two different 
structures helps to comprehend the strengths and weaknesses of ΣΔ ADCs. In 
Figure 1.1, the major difference between these two types of ADCs is the feedback 
path from the digital output to the analog input. The Nyquist rate ADCs process 
each analog input sample independently one by one, so the input signal bandwidth 
can be as large as the Nyquist’s criterion. Without the feedback loop, the overall 
ADC structure is unconditionally stable, and the analysis of the circuit non-
ideality is relatively straightforward. However, the quantization noise directly 
appears at the output. Thus, to reduce the quantization noise, the Nyquist structure 
usually consists of multiple stages and the first stage quantization noise is further 
quantized by the following stages as shown in Figure 1.1(a). This analog signal 
processing relies on the highly accurate inter-stage gain, which demands high gain 
amplifiers and accurate passive element matching.  
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(a) (b) 
Figure 1.1. Conceptual diagram of (a) Nyquist rate and (b)  ADCs.  
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 On the other hand, the oversampling architecture utilizes the previous 
output information for the present input data processing through the feedback path. 
With the feedback, the in-band quantization noise at the ADC output is attenuated 
by the loop. In the first-order sigma-delta architecture of Figure 1.1(b), the signal 
transfer function (STF) is just one sample delay (z1), but the quantization noise 
transfer function (NTF) is a high pass filter (1z1). At the low frequency, z is 
near 1, so the quantization noise is attenuated by the loop, but at the high 
frequency, which means z is near 1, the noise is magnified by two. In turn, the 
maximum input signal bandwidth is restricted below the Nyquist rate. The noise 
shaping and oversampling allow a high SNR even with a low resolution quantizer 
in a single stage structure where the amplifier gain and passive element matching 
requirements are much relaxed in terms of the SNR.  
 Although  ADCs need a far higher sampling speed than Nyquist rate 
ones for a given input bandwidth, in practice, many applications do not adopt the 
Nyquist rate sampling. Especially, in communication systems, an oversampling 
ratio (OSR) greater than two is necessary to facilitate analog and digital filter 
design. Figure 1.2 exhibits the approximated ADC quantization noise power Pq 
for a given quantizer resolution (bit) and noise shaping order (n) [2], and the 
signal-to-quantization noise ratio (SQNR) derived for a single sinusoidal input. In 
both Nyquist/oversampling architectures, we can get around 6 dB SQNR 
improvement whenever we increase one bit resolution of the quantizer (part (i)). 
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However, when we adapt the noise shaping, we can get the additional SQNR 
depending on the noise shaping order n (part (ii)) (without noise shaping (Nyquist 
rate), n is 0).  
 For example, in a first-order  ADC, we achieve additional 22 dB SQNR 
by an OSR of 8, which means 13 times more accurate digitization is achieved by 
8 times faster sampling speed. Lastly, with oversampling, the in-band thermal 
noise power becomes 1/OSR of the total noise power, so we can scale down the 
device size according to the OSR. As a result, ΣΔ ADCs gain more benefit from 
the high processing speed and continue to improve their figure-of-merit (FoM) of 
conversion [3]–[7]. 
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Figure 1.2. Quantization noise of a  ADCs. 
 
 
ΣΔ ADCs are usually implemented with either continuous-time (CT) or 
discrete-time (DT) structures. The comparison of these two architectures has been 
presented in the literature [2],[8],[9]. In CT structures, the nonlinearity of the 
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integrators is attenuated by the effective loop gain at the output signal frequency 
which is mainly dependent on the input signal bandwidth and noise shaping order. 
Thus, the required gain-bandwidth product (GBW) of the amplifier increases 
proportionally to the linearity and input bandwidth specifications, whereas it is 
not dominantly affected by the sampling clock speed. For instance, to achieve 6 
dB better linearity for the same input, the GBW should be doubled, and so is the 
power consumption. In other words, as the linearity requirement is relaxed or the 
output signal swing is small, the CT structure is more advantageous in 
implementing high-speed sampling with a large OSR.  
On the other hand, the nonlinearity of DT integrators consists of two parts, 
the static and dynamic errors. The static error results from the insufficient dc gain 
of the amplifier, which is not directly related to the power consumption. When the 
amplifier dc-gain is guaranteed, the GBW is determined by the desired settling 
accuracy  of the integrator output for a clock frequency fck [10]: 
 

 
trck AfGBW ln  (1.1) 
where  is the feedback factor in a closed-loop configuration, and Atr is the 
transition between two consecutive integrator outputs. Although the required 
GBW increases in proportion to the clock frequency fck, it is log-proportional to 
the output transition Atr. Considering that Atr is inversely proportional the OSR, 
the DT structure is more efficient to implement a highly linear circuit (small ) 
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with a low clock frequency (low OSR), which means that the Nyquist rate is the 
best choice to process a given bandwidth signal with the DT structure in terms of 
the circuit linearity. 
1.2 Limitations of  ADC 
 As mentioned, to maintain a low distortion level for large input signals 
and to ensure an overall good signal-to-noise and distortion ratio (SNDR), the 
ADC nonlinearity needs to be properly dealt with in circuit design. There are two 
main functional blocks determining the linearity in ΣΔ ADCs: an integrator and 
feedback digital-to-analog converter (DAC). The integrator linearity in a single-
stage ΣΔ structure is not deteriorated from the finite amplifier gain if the gain is 
constant regardless of the signal amplitude. However, in a multi-stage noise 
shaping (MASH) structure which is preferred to process a wideband signal with a 
high SNR, the gain mismatch between stages resulting from the finite amplifier 
gain significantly degrades the linearity. Moreover, in practice, the amplifier gain 
is signal dependent, which causes the harmonic distortion in both single- and 
multi-stage structures. Coupled with the oversampling and low supply voltage, 
high-performance amplifiers present a fundamental design challenge for 
wideband high-resolution ΣΔ ADCs in advanced CMOS technologies. 
 The DAC in its feedback path is classified into single-bit (or 1.5-bit in 
differential forms) and multi-bit structures. Single-bit DACs with one unit 
- 7 - 
 
element are inherently linear, which is instrumental to realizing intrinsically linear 
ΣΔ ADCs without trimming or calibration. However, a high OSR is usually 
necessary to achieve high SNR using single-bit architectures; it is therefore 
mostly useful in narrow-band applications, e.g., instrumentation and audio. For 
broadband digitization, multi-bit DACs often allow better trade-offs between OSR 
and ADC resolution, leading to improved conversion FoM. Potential mismatch 
among constituent unit elements in a multi-bit structure, however, becomes a 
dominant linearity performance limiter. On the other hand, once the error is 
generated from the circuits, it remains in the modulators loop for a long time and 
impairs the signal integrity in the latter data conversion process (memory effect).  
 In summary, the ΣΔ architecture possibly achieves better FoM by more 
efficiently trading off the operation speed for the SNR, especially in 
communication systems. The SQNR performance is not much affected by the 
non-ideality of the analog circuits in a single stage structure, but it still needs high 
gain amplifiers and accurate device matching for a high SNDR, which limits the 
maximum achievable operating speed of this structure. 
 
1.3 Research Goals   
 The goal of this work is to propose a digital calibration technique handling 
both active and passive device nonlinearities in the presence of the memory effect 
and thereby to demonstrate the feasibility of the performance enhancement of ΣΔ 
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ADCs with high-speed but less accurate analog circuits. For this goal, the 
following topics are studied:  
 Analyzing nonlinear memory errors in ΣΔ modulators and proposing the 
universal model representing a nonlinear ΣΔ modulator. 
 Investigating the limitations of the conventional PN based calibration 
techniques and suggesting the identification method by using a one-bit PN.  
 Studying the PN circulation in the modulator loop and devising the 
technique to alleviate the loss of the conversion dynamic range. 
 Implementation of the prototype ADC adapting the proposed techniques 
and demonstration of the effectiveness/limitation. 
 Presenting the practical issues and design perspectives of the analog 
circuits with the support of the digital compensation. 
 Suggesting the possible solutions to overcome the limitation of the 
proposed techniques. 
 The major contribution of this work is divided into two parts, the circuit 
error modeling and identification. In the modeling part, each signal-path distortion 
is represented as an additive signal directly derived from the modulator output, so 
it is manifested that an FIR form can represent the long-term nonlinear memory 
errors in modulators. For the identification, the information of the input signal in 
conjunction with the injected PN, both contained in the digital output of a ΣΔ 
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modulator, are utilized to identify the nonlinear memory errors in ΣΔ conversion. 
Especially, the moment correlation functions of the input signal and PN are 
exploited to extract the nonlinear model of a discrete-time integrator (DTI), which 
is the most critical component of a ΣΔ modulator. By this approach, each 
nonlinear error source of a DTI is identified with a one-bit PN signal.  
 To identify multiple nonlinear error sources, multiple PN signals 
potentially degrade the input signal dynamic range. In a system with feedback 
paths, like a ΣΔ modulator which is our main interest, the injected PN signal 
circulates in the loop and sometimes saturates the signal swing. To resolve this 
problem, the selective PN injection with PN cancellation is proposed, particularly 
for the compensation of capacitor mismatch in a feedback DAC.  
The proposed techniques are implemented in a prototype 1-0 MASH ADC. 
The practical issues and new design perspectives in analog circuits supported by 
the digital linearization are investigated in detail. The simulation and 
measurement results show the effectiveness/limitation of the techniques. 
The nonlinear error model in this work is mostly based on the power series 
expansion. Comparing different nonlinear models reveals the merit and demerit of 
each model and helps to achieve efficient implementation of the digital calibration 
according to the application. The last part introduces a piecewise linear model and 
suggests possible future research topics to further enhance the efficiency of the 
digital calibration techniques. 
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1.4 Thesis Organization  
 This dissertation is organized as follows: 
 Chapter 2 introduces the conventional linearization techniques in analog 
and digital domain and describes the limitation of each existing technique. 
 Chapter 3 proposes the output-referred distortion analysis of the ΣΔ 
modulator, which takes into account the error circulation in the DTI. From this 
analysis, the universal model including multiple nonlinear error sources is 
proposed. The similarity with the exiting method is provided to give more insight 
into the proposed approach. The mismatch effect of PN injection in modeling is 
also considered in this chapter.  
 Chapter 4 presents the identification procedure and digital compensation 
scheme in detail. The simulation results of first- and second-order modulators are 
shown with a brief discussion of the effectiveness/limitations of the proposed 
calibration approach. It is explained that the identification method can be 
comprehended as the independent component analysis (ICA). 
 Chapter 5 proposes an error model and digital compensation scheme 
specialized for DAC calibration. The analog PN removal technique is devised to 
solve the dynamic range loss problem in the PN injection. Behavioral simulation 
results of first- and second-order modulators follow.  
 Chapter 6 demonstrates a 1-0 MASH structure employing the digital 
linearization techniques. The circuit design issues in the advanced digital process 
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are described in detail. The measurement results of the ADC are shown with a 
discussion of the effectiveness/limitations of the proposed techniques. 
 Chapter 7 describes the piecewise linear model as an alternative approach 
to alleviate the limitations of the polynomial based nonlinear model. The 
advantages and disadvantages of these two models are compared and future work 
is suggested. 
 Chapter 8 concludes and summarizes this research.  
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CHAPTER 2 
EXISTING LINEARIZATION 
TECHNIQUES 
  ADCs can achieve a high SNR by trading off the input signal 
bandwidth, but, at  high operating speed, the input signal dynamic range of this 
structure is eventually limited by the circuit nonlinearity. This chapter describes 
the conventional linearization approaches and the limitations of each approach to 
clarify the unsolved problems which we tackle in this research. 
 
2.1  Analog Domain Linearization Techniques 
 Due to the difficulty of analyzing the memory effect, the conventional 
linearization techniques have focused on dealing with the nonlinearity in analog 
domain. The linearization techniques are usually developed for two main 
functional blocks, an integrator and feedback DAC.  
 To enhance the amplifier linearity in the integrators, the low distortion 
structure in Figure 2.1 has been widely employed [11]–[15]. In this structure, the 
input signal is directly coupled at the quantizer input through the passive feed-
forward path, such that the input is cancelled out by itself at the front stage of the 
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loop filter. In turn, the integrator theoretically does not process the input signal, 
and it only handles the shaped quantization noise, which greatly reduces the 
signal swing in the main signal path. The low-distortion structure would relieve 
the requirement of the high-gain amplifier, but still the fairly high gain, additional 
hardware for the summation, and delay-free feedback DAC in this topology have 
been recognized as challenges in highly-linear wideband modulator design [13]. 
 
Eq
D
H(z)
X
   DAC
 
Figure 2.1. Low distortion feed-forward structure. 
 
 
 The signal summation at the quantizer input can be implemented by either 
passive or active adders. Without active components (buffer), the passive 
summation inevitably entails the attenuation of the signal gain and the 
susceptibility to the interference from other circuitry, which increases the 
complexity and power consumption of the following blocks (quantizer). With an 
active adder, the additional amplifier stage requires extra power consumption and 
timing. In both cases, the gain mismatch between the input sampling network and 
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the signal path starting from the feed-forward path through the feedback DAC to 
the loop filter input, which are highlighted with the blue and red paths in Figure 
2.1, should be carefully matched to minimize the signal component in the main 
signal path.  
 By manipulating the signal flow graph, the recent improved structures 
eliminate the necessity of the additional amplifier [15] or relax the timing 
overhead [13]–[15]. In [15], the summation node is moved from the last stage 
integrator output to the input, so that the integrator can support the summation 
function, such that it allows the timing for the DAC operation. On the contrary, an 
approach to utilize this additional amplifier for coupling the quantization noise is 
also considered [12]. The basic concept of the noise coupling is that the 
summation amplifier performs an additional role (quantization noise storage) and 
increases the order of the noise shaping, so the existence of the summation 
amplifier is justified. The timing overhead is relaxed by the additional delay in the 
signal path by using the multiple input sampling [13],[14]. However, with 
multiple sampling capacitors, the mismatch between the sampling networks and 
the sampling clock, which is an integer fraction of the main clock, can generate 
unwanted image tones at the ADC output spectrum. 
 For DAC linearization, dynamic element matching (DEM) techniques 
have been widely explored to treat capacitor mismatch errors [16]–[19]. The 
fundamental concept of DEM is to convert signal-dependent distortions into noise 
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by a random selection (shuffling) of the constituent unit elements in DAC 
operation. Since the shuffling has to be done for all unit elements simultaneously, 
the circuit complexity increases dramatically as a function of the number of 
involved capacitors.  
 In general, ΣΔ modulators allow maximally one clock cycle for each 
integrator operation. A complicated DEM operation often occupies a considerable 
amount of loop-delay budget, which, otherwise, can be used for analog processing. 
The timing overhead is particularly undesirable in the low-distortion ΣΔ structures, 
in which the linearity of modulation is improved while necessitating additional 
settling time for the signal summation. Although simple DEM structures with 
minimum delay can mitigate the timing problem [18],[19], these approaches often 
result in signal-dependent, in-band tones and/or SNR degradation when the OSR 
is low due to the insufficient noise shaping. In addition, the design effort to 
minimize the DEM delay and switching noise in modulator loops is still 
significant in high-speed applications. As results, these analog linearization 
approaches slow down the maximum achievable operating speed for linearity. 
 
2.2  Digital Calibration Techniques 
 One possibility to address this issue in advanced CMOS processes is to 
apply digital calibration, such that the design overhead is displaced out of the loop. 
The nonlinear memory error is generalized as a Volterra function in the digital 
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signal processing, which contains all possible combinations of the sequential 
output and its higher-order terms [20]. The number of error parameters in a 
Volterra model greatly increases according to the required precision, so it is not 
practically useful to calibrate high-resolution ADCs. For this reason, 
conventionally, the linearization of Nyquist-rate and oversampling converters 
have been reported in literature addressing either linear memory [21]–[24] or 
memoryless nonlinear errors [25]–[40].  
The linear memory error model pertains to the compensation of the 
quantization noise leakage in a MASH structure where the infinite impulse 
response (IIR) form of noise transfer function (NTF) mismatch between the 
analog and digital domains is approximated to a finite impulse response (FIR) 
model. On the other hand, recent works directly adapt a memoryless nonlinear 
model to a single stage ΣΔ structure ignoring the memory effect in the modulator 
loops [39],[40]. When the OSR is large, the nonlinear error originating from the 
input sequence changes slowly, so the errors adjacent in time can be summed 
together and approximated as a function of a single input. However, this 
simplified model does not accurately represent the nonlinearity of a wideband 
signal, particularly when the loop gain of the modulator is not sufficiently large. 
As a result, a general model treating the nonlinearities in the presence of memory 
effect has yet to be developed.  
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 The other portion in the digital calibration is the identification of a given 
error model. The error parameter identification can be classified into two 
categories depending on whether the technique employs a test signal or not [41]. 
Without a test signal, the compensation usually derives the error statistics directly 
from the conversion results assisted by a reference path [25]–[27],[39],[40] or a 
second ADC [29],[30], known as the parallel- and split-path ADC, respectively. 
When a test signal—typically a one-bit pseudorandom noise (PN)—is applied, the 
error parameters are often identified from the long-term correlation of the digital 
output and PN [31]–[38]. In this approach, the existence of the input signal 
actually results in the fluctuation of the identified parameters in steady state [30].  
The goal of the calibration is to identify the adaptive filter with an inverse 
transfer function of the ADC in Figure 2.2. If the signal transfer functions of these 
two blocks are matched, the residue error after removing input signal X should not 
include any moment of X. Thus, the adaptive filter is trained by the correlation 
with the moment of X. As stated, conventionally, the X removal block in Figure 
2.2 is implemented by either input statistics or a second ADC with different 
nonlinear characteristics.  
By replacing all X in Figure 2.2 by the known signal PN, it becomes the 
PN signal based calibration. Then, only the moment of the injected PN is utilized 
in the correlation and the input signal X is considered as large noise perturbing the 
parameter learning. When the PN is one bit, higher order moments, i.e., PN, PN2, 
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and PN3… are all the same as the first-order moment. In turn, the error 
information obtained from the ADC output is used for learning only one 
parameter, which is generally a linear term; estimation of multiple nonlinear 
coefficients thus demands multiple PN injection, potentially degrading the input 
signal dynamic range and complicating the analog circuitry involved in the 
injection [37]. 
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Figure 2.2. Conceptual diagram of the conventional ADC calibration. 
 
 
 In terms of the error observation, the digital techniques in sigma-delta 
ADCs are focused on the quantization noise leakage from the NTF mismatch in a 
multi-stage structure [7],[23]. The concept behind these approaches is that the in-
band noise power increases according to the amount of the component mismatch. 
Thus, these approaches find the digital coefficients that minimize the in-band 
noise by using the steepest descent method. However, during the normal 
operation mode, the quantization noise and signal are indistinguishable, so a pre-
assigned calibration period is required (foreground calibration). The opposite 
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approach is considered in [42], where the digital coefficients maximizing the out-
of-band noise are selected. This approach uses the out-of-band quantization noise 
as an indicator of the component matching, which enables background calibration, 
but it is sensitive to the existence of the blocker signals or switching noise. The 
calibration based on the test signal injection has been applied only for the case 
when the modulator loop gain [21]–[24] is sufficiently large, such that the 
elimination of the injected PN can be achieved with a simplified model, i.e. linear 
memory or nonlinear memoryless model.  
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CHAPTER 3 
OUTPUT-REFERRED DISTORTION 
ANALYSIS 
The primary technical challenge for the calibration of ΣΔ modulators 
resides in the memory introduced by the ΣΔ loop. As shown in Figure 3.1(a), a 
typical treatment of the finite gain error in integrators leads to the pole and zero 
movements embodied in a z-domain model of the modulator given by 
 ).(
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1)(
)(1
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  (3.1) 
In a linear formulation, coefficients  and  are considered signal 
independent; thus the pole relocation can be compensated by a truncated finite 
impulse response (FIR) filter approximating the denominator of Equation (3.1) 
[21], while the zero relocation, i.e.,  < 1 in the numerator of Equation (3.1), leads 
to quantization noise leakage. However, these linear models based on the 
assumption of a constant amplifier gain are insufficient to capture the nonlinear 
distortions in the DTI shown in Figure 3.1(b), where the gain of the amplifier, A, 
is a function of the output signal Y, resulting in the signal dependence of the 
modulator coefficients (Y) and (Y).  
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Figure 3.1. (a) Conventional z-domain model of a first-order ΣΔ modulator, (b) 
switched-capacitor realization of the discrete-time integrator, and (c) the proposed 
nonlinear model of (a). 
 
 
For weakly nonlinear amplifiers, the gain nonlinearity can be well 
approximated by an Nth-order power series [43] given by 
   
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N
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k y ny n
A An


 (3.2) 
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where Amax is the maximum gain, k1 = 1, and the higher-order coefficients are 
determined by the amplifier nonlinearity (Figure 3.2). This is equivalent to stating 
that the amplifier gain varies from cycle to cycle dependent on Y. The nonlinearity 
of other circuit elements, e.g., switches and capacitors, is assumed to be 
sufficiently attenuated by other techniques [44],[45] in the subsequent analyses.  
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Figure 3.2. Polynomial model of the output signal-dependent amplifier gain. 
 
 
3.1  First-Order Modulator 
The Y-dependence of the coefficients  and  motivates an output-
dependent error model of the modulator shown in Figure 3.1(c), where an additive 
signal Ea(Y) is inserted after the delay element. The modulator is otherwise ideal. 
The output digital signal D can be derived as 
 1 1( ) ( ) ( ) (1 ) ( ).a qD z z X z E z z E z
      (3.3) 
Essentially, Ea can be regarded as the difference between the actual and 
ideal integrator outputs. Since Ea is a function of Y, we expect that D, the 
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quantized version of Y, includes information needed to estimate Ea. Thus, if Ea 
can be derived from D, it can then be eliminated in the digital domain. The 
relationship between the integrator output Y (or D) and the error Ea will be 
explicated in the following analyses.  
The error model can also be explained using a switched-capacitor 
realization of the DTI in Figure 3.1(b), where a standard non-overlapping two-
phase sampling/integration operation is assumed. In the 2 phase of the clock 
cycle n–1, the integrator output y(n–1) stored in CF contains distortions dependent 
on the amplifier gain A(n–1), while, at the same time, the input signal w(n–1) is 
sampled by CS. In this phase, the signal path between W and Y is open due to the 
off-switch SW1; thus the integrator does not generate any cross products of these 
two signals. The error generated in this phase is solely a function of y(n–1). In the 
next clock phase 1 of cycle n, the previous distorted y(n–1) is integrated with 
w(n–1) in a nonlinear fashion, resulting in a distorted y(n) dependent on the 
present gain A(n). In this phase, the integrator does generate cross terms of w(n–1) 
and y(n–1). However, the distortion can still be expressed solely as a function of 
y(n). This observation indicates that the error added in each clock cycle, i.e., ea(n), 
is a function of two consecutive integrator outputs, y(n–1) and y(n). A rigorous 
analysis of the DTI shown in Figure 3.1(b) using the charge conservation law 
reveals that 
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 (3.4) 
Note in Equation (3.4) that the feed-forward gain n is dependent on A(n), 
whereas the feedback gain n is a function of both A(n) and A(n–1). The ideal 
output of the integrator, yi(n), in Figure 3.1(c) is 
 ).1()1()(  nynwnyi  (3.5) 
From Equations (3.4) and (3.5), the additive error is derived as 
    ( ) ( ) ( ) 1 ( 1) 1 ( 1).a i n ne n y n y n w n y n          (3.6) 
Substituting w(n–1) using Equation (3.4), Equation (3.6) is rewritten as 
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 (3.7) 
Hence, ea(n) is a recursive function of the integrator output and the cycle-
dependent gain (a similar formulation was reported in [46]). Note that each of the 
two terms in Equation (3.7) is instantaneous with respect to the corresponding 
output, i.e., a transversal structure of memory. Using Equation (3.2), Equation 
(3.7) is rewritten as 
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 (3.8) 
As expected, the additive error Ea is represented as a sequential power 
series of the integrator output without any cross terms. If capacitor mismatch is 
neglected, i.e., CF = CS, then the coefficients ai’s and bi’s will have a fixed ratio, 
(CS+CF+CP) / (CF+CP), regardless of the index i. Considering that ai’s and bi’s 
represent the nonlinearity of the same amplifier in two different closed-loop 
configurations, i.e., in 1 and 2, the ai’s and bi’s are related through the feedback 
factors in these clock phases. The coefficients can be learned using a gradient- 
descent algorithm, which will be detailed in the next chapter.  
It is noticeable that the transverse structure of Equation (3.7) enables an 
efficient formulation without cross error terms between the sequential data. In 
contrast, a similar effort with the input signal would introduce numerous cross 
terms with memory, necessitating a full Volterra treatment [20]. To further 
elaborate this point, we use the simple integrator model in Figure 3.1(a) as an 
example. The linear z-domain transfer function from W to Y is 
    
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and the same function expressed from Y to W is 
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The former takes an IIR form while the latter assumes an FIR one. In time 
domain, Equations (3.9) and (3.10) can be written as 
 2( ) ( 1) ( 2) ( 3) ...,y n w n w n w n           (3.11) 
 1 1( 1) ( ) ( 1).w n y n y n       (3.12) 
It becomes clear that Equation (3.11) exhibits a long memory of W while 
Equation (3.12) only shows a two-tap memory of Y. For analog-to-digital 
conversion, it can be argued that the formulation of Equation (3.11) is not of 
ultimate interest, whereas Equation (3.12) is of interest since it is the input signal 
that needs to be eventually digitized. Therefore, Equation (3.7) not only embodies 
a concise integrator-error formulation, it is also more appropriate for use in our 
context. In Equation (3.8), y(n) can be further replaced by d(n) and eq(n): 
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In a digital-domain treatment, the quantization noise is dropped in 
Equation (3.13), and D is regarded as Y. Therefore, the estimated (digital) version 
of ea(n) is 
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Since Eq is determined by the resolution of the quantizer, which is typically low in 
ΣΔ ADCs, neglecting Eq inevitably introduces fixed-point errors in estimating Ea. 
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In turn, this limits the calibration accuracy. Comparing Equations (3.13) and 
(3.14), the estimation error can be defined as 
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where |Y| >> |Eq| is assumed. In general, |a1| >> |ai| and |b1| >> |bi| for i  1 are true, 
and the higher-order terms in Equation (3.15) can be neglected, yielding 
(Appendix A.1) 
   22 2 2 211 112OSR 4 3OSRe N max maxE A A
      
, (3.16) 
for an N-bit quantizer, where γ = (CS+CF+CP) / CS.  
In Equation (3.16), the power of the fixed-point error is inversely 
proportional to OSRA2max, whereas the in-band quantization noise of the first-
order modulator is inversely proportional to OSR3. Thus, an Amax sufficiently 
larger than OSR is required to avoid degrading the SNR of the modulator. If this 
degradation is allowed to be no more than 3 dB, i.e., 
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then the minimum Amax is obtained as 
  223OSR 3 OSR1 ,maxA        (3.18) 
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where   2 (CF  CS >> CP) and OSR >>  are assumed. For example, when 
OSR is 16, a gain of around 9 is needed to guarantee less than 3-dB SNR loss.  
Further investigation reveals that the fixed-point error of the calibration is 
the same as the input-referred quantization noise leakage due to an insufficient 
(constant) amplifier gain (Appendix A.1). This can be explained in the aspect of 
the signal-dependent pole-zero movement. By multiplying both sides of Equation 
(3.1) with the inverse signal transfer function, we obtain 
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In contrast, from Equations (3.3), (3.7), and (3.13), the calibrated output Dc after 
eliminating the estimated error Ed from D is given by 
 1( ) ( ) ( ) ( ) ( 1),c dd n d n e n d n d n
 
 
      (3.20) 
where, as explained before, 1/α and (α–)/α are power series of d(n) and d(n–1), 
respectively. By comparing Equations (3.19) and (3.20), it becomes clear that the 
elimination of Ed effectively calibrates the signal-dependent pole movement, thus 
the distortion in X. However, the quantization noise leakage from the zero 
movement (the right-hand side of Equation (3.19)) still remains, resulting in the 
fixed-point error. It can be argued that the minimum gain set by Equation (3.18) is 
quite relaxed for a low-to-medium OSR, practically not limiting the performance 
of the calibration. 
 
- 29 - 
 
3.2  Second-Order Modulator 
 The same analysis is extended to the second-order modulator with two 
delaying integrators shown in Figure 3.3 [47]. The non-ideal modulator in Figure 
3.3(a) with a signal-dependent transfer function is replaced by the ideal modulator 
with two additive error signals, Ea1 and Ea2, in Figure 3.3(b).  
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Figure 3.3. (a) Conventional and (b) output-referred distortion models of a 
second-order ΣΔ modulator. 
 
 
In this case, the modulator transfer function of in Figure 3.3(b) is given by  
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- 30 - 
 
Similar to the first-order case, the integrator errors in the second-order modulator 
are also functions of the integrator outputs Y1 and Y2, respectively. Therefore, 
from Equation (3.21), the total error at the modulator output is 
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 (3.22) 
where Y1 and Y2 are derived from the state-space equations of the ΣΔ modulator as 
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Note the dependence on Ea2 in the Y1 expression in Equation (3.23), which 
dictates a sequential error estimation procedure in calibration, wherein Ea2 is 
determined first and its result is applied in determining Ea1 subsequently.  
Since the quantization noise is again neglected in a digital-domain 
treatment, from Equations (3.22) and (3.23), the fixed-point error of the 
calibration can be derived as (Appendix A.2) 
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 (3.24) 
where similar assumptions in deriving Equation (3.16) are used. Again, the fixed-
point error is identical to the input-referred quantization noise leakage (Appendix 
A.2). Thus, Equation (3.24) implies that the second-stage amplifier gain is as 
important as that of the first-stage one in terms of the fixed-point error.  
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For an SNR loss of less than 3 dB, the fixed-point error in Equation (3.24) 
should be less than or equal to the in-band quantization noise power of an ideal 
second-order modulator: 
 .
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Assuming that the amplifier gains of both stages are the same, the minimum gain 
Amax is determined as 
 7.3 OSR .maxA   (3.26) 
For example, when OSR is 16, Amax of around 14 is needed.  
It now becomes rather interesting to determine the gain requirement for 
each stage in a second-order modulator. As Ea2 is first-order shaped compared to 
Ea1 in Equation (3.21), the amplifier gain of the second stage can be more relaxed 
than that of the first stage. Since Ea1 and Ea2 capture the nonlinearity of the 
modulator, this is a distortion-oriented argument. In contrast, Equation (3.24) 
suggests that both stage gains are equally important when the fixed-point error, or 
the input-referred quantization noise leakage, is under consideration. This is the 
noise perspective. Following these arguments, a low OSR seems to be desirable in 
this approach, which suggests that the algorithm is more suitable for treating 
wideband ΣΔ modulators. This is in line with the general understanding that 
wideband ΣΔ ADCs usually utilize low-order modulators with a low OSR. 
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Figure 3.4. Generalized output-referred distortion models incorporating both 
integrator nonlinearity and DAC mismatch errors: (a) first- and (b) second-order 
ΣΔ modulators. 
 
 
3.3  DAC Error 
The above output-referred error analysis/model of the first- and second-
order modulators can be generalized and applied to single-loop ΣΔ modulators of 
any order and even the cascaded (MASH) architectures. Specifically, the 
approach is also useful in analyzing the capacitor mismatch errors of multibit 
feedback DACs as shown in Figure 3.4(a), where Ec is the DAC mismatch error 
dependent on the output code D and can be approximated by a polynomial 
function: 
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With Ec, the modulator transfer function is revised to be 
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Equation (3.28) indicates that Ec can be lumped into Ea in the treatment. 
Neglecting the quantization noise, the total error Ed is revised to be 
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Theoretically, Equation (3.29) implies that there is no need to differentiate 
between the integrator and DAC errors. For the second-order modulator in Figure 
3.4(b), the transfer function and error model can be derived in a similar manner: 
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In practice, capacitor mismatch tends to cause fairly high-order nonlinearities in 
Equation (3.27), while lower-order distortions dominate in weakly nonlinear 
feedback amplifiers of Equation (3.2). Therefore, it may not be sensible to lump 
the two together as is done in Equations (3.29) and (3.31). In Chapter 4, the 
proposed digital calibration will be restricted to treating the integrator nonlinearity, 
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and the multibit DAC will be considered ideal. For the DAC, a dedicated model 
and calibration scheme will be presented Chapter 5. 
 
3.4  Reversed Path Method  
So far, the circuit model is derived from the individual circuit analysis, i.e., 
the charge conversation law. In this section, the generalization of the proposed 
error modeling method is provided by introducing top-down viewpoints.  
The substantial argument suggested in this chapter is that the long term 
memory error in all-pole systems can be modeled as an FIR form of the output; 
that is, when the system has zeros, the error model becomes an IIR form. For 
better insight of this approach, we can think about the ideal integrator in Figure 
3.5. The integrator output Y contains all the history of the input X, which means 
that Y is an IIR form of X. However, the sum of the previously stored input in the 
integrator is same as the previous output Y(n1), so the input can be easily 
calculated from the present and previous output without knowing the input history.  
The idea developed in the output-referred error analysis is related to the 
nonlinear system identification techniques named ‘reverse path’ identification in 
mechanical engineering [48],[49]. One of the factors increasing the complexity in 
the conventional circuit analysis is that the derivation of the model initiated as an 
input function leads to an IIR form when the system includes a feedback. The 
- 35 - 
 
conversion of the input function into the output function needs to be followed for 
the calibration purpose. The reverse path method reveals that the modeling 
becomes much simpler by changing the roles of input and output and hence 
directly representing the error as an output function; that is, a feedback circuit as 
an input function is translated as a feed-forward one as an output function. As a 
result, in the case shown in Figure 3.5, it can be safely said that the input of any 
non-ideal integrator can be figured out from the present and previous output if it 
has only a one-tap memory. 
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Figure 3.5. Output-referred error analysis with a feedback. 
 
 
Figure 3.6 illustrates another case when the output-referred error model 
can be effective. With a single error source in Figure 3.6(a), the error model 
represented by either input or output does not show much difference in the 
analysis.  However, with multiple error sources in Figure 3.6(b), the error as an 
input function requires iterative calculation to reflect the interaction between the 
error sources, whereas the model derived from the output naturally includes the 
effect of the other error sources and simplifies the analysis. 
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Figure 3.6. Error modeling with (a) a single source and (b) multiple error sources. 
 
 
For the extension of the reverse path approach to a DT circuit, a circuit 
component with multiple finite steady states is divided into multiple components 
with a single state (memoryless). For example, an integrator with integrating and 
holding states is conceived as two components, integrating and holding blocks, 
with a single state. After this decomposition, the nonlinearity of each constituent 
block is dependent on only the corresponding state and expressed as a polynomial 
function (Taylor series), which well explains the two-tap polynomial DTI model 
derived from the circuit analysis in Section 3.1. 
To further facilitate the analysis, each single-input single-output (SISO) 
nonlinear component is transformed into a linear component with an additive 
input as shown in Figure 3.7. In the example of Figure 3.8, DT circuits with two 
nonlinear components dependent on the state Y1 and Y2, respectively, are replaced 
by the ideal components with two separate error sources E1 and E2. In turn, the 
nonlinear SISO circuit is replaced by a linear multi-input single-output (MISO) 
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one. Once E1 and E2 are analyzed, the effect of each error at the output is easily 
calculated by the ideal transfer function.  
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Figure 3.7. Transformation of a SISO nonlinear component into two-input single-
output linear component. 
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Figure 3.8. Reversed path identification method. 
 
 
Since this approach represents the circuit non-ideality based on the states, 
the identification of the states has to be preceded. This process will be detailed in 
the next chapter, so the argument here will be focused on the modeling of the non-
ideality related to the identification. 
As the name implies, the reverse path method identifies the system from 
the output to the input backward. In Figure 3.8, once Y2 is estimated from Y using 
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a linear transfer function, E2 is estimated from Y2. Then, X2 is estimated from Y2 
and E2. Again, Y1 is estimated from X2 and so on. Conventionally, to estimate the 
error sources E1 and E2, this approach requires the measurement at the location of 
nonlinearity, which is often not so practical if the system has multiple nonlinear 
components. Particularly, to measure the analog circuit without affecting the 
probing point, highly accurate buffers or/and ADCs are needed. In this work, each 
state is identified by injecting a known two-level PN signal at the location of 
nonlinearity instead of the direct measurement.  
The use of a two-level PN has an advantage in modeling of non-ideality 
related to the identification. The inherent linearity of the two-level signal does not 
cause the nonlinear error in PN injection. However, it can still incur the gain error 
because the exact amount of PN injected in the analog domain is unknown. When 
the PN signal is scaled, it can be equivalently translated as a gain error at the 
corresponding signal path as illustrated in Figure 3.9. Since the digital calibration 
compensates for the gain error, the net result of the PN mismatch becomes the 
overcompensated residue gain error of the input signal of each nonlinear block 
(Appendix II details the effect of the PN mismatch in ΣΔ modulator modeling). If 
multiple one-bit PN signals identify a single path gain with different values, we 
can take one PN as a master and scale the other PN signals according to the 
master PN in calibration. Owing to the insensitivity of the gain error in nonlinear 
calibration, the injected PN can even be cancelled out just after passing through 
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the nonlinear component to maximize the signal dynamic range, which motivates 
the PN cancellation concept in Chapter 5.  
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Figure 3.9. PN mismatch and equivalent error model. 
 
 
Although the nonlinear memory error model is mainly applied in the 
context of the ΣΔ conversion, it can be extensible to the calibration of other types 
of mixed-signal processing. In the pipeline ADC, the settling of the amplifier 
output is usually affected by the previous output, or more precisely, the digitized 
output stored in the next stage DAC capacitor, which cannot be reset in every 
clock cycle. Thus, the similar two-tap model is applicable to addressing the 
memory effect. It is also considered when analog blocks are shared in multi-
channel signal process [50],[51]. 
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CHAPTER 4 
CALIBRATION BASED ON 
INDEPENDENT COMPONENT 
ANALYSIS 
The previous chapter describes modeling of nonlinear ΣΔ modulators by 
the output-referred distortion analysis. The remaining task of the calibration is to 
determine the coefficients of the model. System identification is one of the most 
extensively studied topics in digital signal processing [52]. In conventional ADC 
calibration approaches, a known test signal is injected into the input to identify the 
conversion error parameters. Alternatively, accurate information of the input 
signal can be provisioned by a reference path to facilitate the model adaptation 
[25]–[27]. When the input signal is band-limited, e.g., in ΣΔ ADCs, blind 
compensation based on the spectral spreading effect of nonlinear distortion can 
also be applied to direct the learning process [53],[54]. Recently, one system 
identification method using low-level PN injection has become widely popular 
due to the background nature of the approach and the ease of injection due to the 
existence of a DAC in nearly every multistage ADC architecture [21],[22],[31]–
[39]. In this technique, a single one-bit PN is used to determine one error 
parameter, which is often a constant inter-stage gain error. The procedure was 
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recently extended to nonlinear calibration [37]. Since the odd moment of a one-bit 
PN is simply itself and the even moments are a constant, without additional 
information, the technique requires the employment of multiple PNs to identify 
various nonlinear coefficients such as those in Equation (3.8), complicating the 
analog circuitry involved in the calibration. 
 
4.1  First-Order Modulator 
Considering that the nonlinear distortion of an amplifier is dependent on 
its output signal level, a joint nonlinear system identification procedure can be 
devised incorporating both the PN and the output signal information. In other 
words, based on the independence between the PN and any other signals, the 
signal-dependent variation of the correlation between the PN and the output signal 
(and its moments) potentially provides more information about the distortion 
mechanism. In turn, a single PN can be used, and the analog complexity 
associated with calibration can be minimized.  
The nonlinear model parameter identification of a first-order ΣΔ 
modulator is facilitated by injecting a single one-bit PN at the modulator input as 
shown in Figure 4.1(a). With the sum of T and X being the input, Ea can be 
expressed as follows by combining Equations (3.3) and (3.13):  
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When expanded, the power series will generate numerous cross terms 
between X and T. Out of these terms, –xi–1(n–1)t(n–1) and xi–1(n–2)t(n–2), which 
are proportional to the coefficients ai and bi, respectively, are of particular interest. 
If X is known, we can identify ai and bi by correlating the PN with various 
moments of the input signal (Xi–1T). In this correlation, a higher-order term 
contains additional nonlinear information which is not presented in a lower-order 
term. For example, the term XT includes extra independent signal components 
than T alone does. The nonlinear distortion generates other cross terms such as Xi–
2T 2, Xi–3T 3, etc., as well in Equation (4.1). However, the power of X is typically 
larger than that of T, so Xi–1T is the most appropriate term for observing the 
distortion in such a joint estimation. 
One question that arises is how to obtain accurate information of X in this 
procedure. We hereby propose a bootstrapped method of parameter identification, 
where the calibrated output digital code Dc is utilized in lieu of X in the 
calculation of the various moments of X. When the modulator input is X + T, 
using Equation (3.3), X can be written as 
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In other words, Dc faithfully represents X when quantization noise is 
neglected and the modulator distortion is removed. Therefore, although Dc 
initially may differ significantly from X, as the adaptation procedure iterates, it 
approaches X asymptotically. The process will reach steady state when Dc 
becomes uncorrelated with T, which only occurs when all error parameters are 
properly identified and the overall system, i.e., the cascade of the modulator and 
the PTF becomes linear. 
Figure 4.1(a) illustrates the proposed calibration scheme in detail. A one-
bit PN sequence T is injected at the input using a small, dedicated capacitor. The 
corrected output Dc is obtained by subtracting out T (exact digital version) and Ed 
(estimated modulator distortion) from the raw output D. The out-of-band 
quantization noise in Dc is filtered out by a low-pass filter (LPF) before being 
applied to the moment correlator to determine the PTF coefficients; i.e., the filter 
output E is substituted for X. Since it is the same modulator nonlinearity that 
causes the in-band as well as the out-of-band distortions, the effort of minimizing 
the in-band error will cancel out the out-of-band one at the same time. Owing to 
the noise shaping of the ΣΔ modulator, the high-level quantization noise is 
efficiently removed with a relatively low-order LPF. In turn, the convergence of 
the learning process is expedited without the interference from the large out-of-
band quantization noise. A gradient-descent algorithm is utilized in the learning 
process and the update equations are 
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Figure 4.1. Proposed adaptive digital calibration scheme of a first-order ΣΔ 
modulator: (a) architecture, (b) error filter, and (c) LMS update block. 
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  1 1( 1) ( 2) ( ), 1, 2, , ,m m ii i bib b μ e n t n e n i N          (4.4) 
where the LPF  latency  is neglected for simplicity and m = kn (k ≥ 1 is an integer 
determined by the LMS block size). 
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A practical issue that arises is how to choose the step sizes in Equations 
(4.3) and (4.4). Since higher-order distortion terms typically have lower 
amplitudes than lower-order terms, larger step sizes for higher-order coefficients 
are needed for fast training. However, as the various polynomial terms are not 
orthogonal, the interaction between these terms presents practical difficulties in 
adaptation, often manifested as long convergence time or even instability. Since 
the distortion dealt with in this work is static (stationary), the step sizes were not 
aggressively optimized in the subsequent simulations, which helped to minimize 
the mean square error (MSE) in the steady state. 
Another issue related to the quantizer resolution needs to be further 
discussed here. As a ΣΔ modulator typically employs low-resolution quantizers, 
the out-of-band quantization noise may have large power due to noise shaping. 
This motivates the introduction of an LPF in Figure 4.1(a). The LPF can actually 
be considered as a form of the decimation filter (without down-sampling) to 
derive a better approximation of X. If the quantizer resolution decreases further 
(potentially to as low as one-bit in ΣΔ ADCs), the resulting large out-of-band 
noise (especially in a first-order modulator, in which the quantization noise is 
highly correlated with the input) dictates a narrower pass-band of the LPF or a 
larger PN to be used. The former technique also decreases the in-band PN-to-
signal ratio, which slows down the convergence of the algorithm; in the latter case, 
a larger PN implies higher loss in dynamic range. In contrast, when the 
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quantization noise is small compared to the PN (e.g., a high-resolution quantizer 
is used), the LPF is not necessary, or can even be replaced by a high-pass filter 
(HPF) to accelerate the calibration. When this is the case, E does not include X; 
thus, Dci–1T instead of Ei–1T should be used in the correlator in Figure 4.1(c) to 
approximate Xi–1T. As a result, a higher resolution quantizer is preferred in terms 
of convergence speed and calibration accuracy. In this aspect, MASH structures 
[55],[56], which offer a high effective resolution, are worth consideration. 
One unique feature of this calibration approach is that a single one-bit PN 
is utilized to simultaneously identify multiple coefficients in a nonlinear system 
model. The PN injection can be accomplished by the introduction of a separate, 
small capacitor at the summing node of the integrator, which involves negligible 
analog effort. In addition, as a scaling of the PN is equivalent to a corresponding 
linear scaling in X without any impact on linearity, the calibration is insensitive to 
any potential mismatch of this capacitor in practice (Appendix B.1). When an 
accurate signal gain is required, the PN injection can be incorporated into the 
feedback DAC. Furthermore, as the calibration is insensitive to the amplitude 
variation in T, the convergence time can be easily shortened by trading off the 
signal dynamic range. Meanwhile, considering that X is generally larger than T, 
the proposed calibration based on the correlation of Xi–1T potentially converges 
faster than alternative methods such as the one described in [57], which is based 
on the correlation between various PNs, T1, T2, …, Ti. On the other hand, a small 
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X (X  0) decreases the convergence speed seriously, which may bring about 
some practical issues. However, theoretically, it can be argued that the effect of 
nonlinear error is not critical for a small X. 
 
4.2  Second-Order Modulator  
In the second-order modulator shown in Figure 4.2(a), two PN sequences, 
T1 and T2, are injected at the summing nodes of the integrators using separate, 
small capacitors to estimate the integrator errors. Similar to the first-order case, 
the errors Ea1 and Ea2 are expressed as functions of the integrator outputs Y1 and 
Y2, respectively; the error model is constructed by replacing Y1 and Y2 with their 
digital versions D1 and D2, respectively. While D2 can be obtained directly from 
the quantizer output, D1 is calculated using Equation (3.23): 
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The distortion terms are estimated as 
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Figure 4.2. Calibration of the second-order ΣΔ modulator: (a) architecture and (b) 
error model. 
 
 
An intuitive justification of obtaining D1 from D2 resides in the fact that 
the inner loop of the modulator can be viewed as a first-order ΣΔ ADC digitizing 
Y1; thus its in-band quantization noise (estimation error) is greatly suppressed by 
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noise shaping. Also, in Equation (4.5), the mismatch of T2 causes a linear scaling 
of D1 (Appendix B.2) without impacting the nonlinear error correction. If an 
accurate signal gain of D1 is required, T2 can be injected into the DAC of the 
second stage instead of using a dedicated capacitor. The ideal error-corrected 
digital output is 
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which is realized in Figure 4.2(b). Note that a mismatch tap 1+c for T1 is also 
included in Figure 4.2(b). The 1+c tap is necessary to accurately cancel the T1 
term in the digital domain if the mismatch in T2 is considered as a scaling of X 
(Appendix B.2). 
The coefficients ali’s and bli’s of the error model are trained again using a 
bootstrapped, nonlinear system identification technique based on signal 
independency. The moment calculation requires the error-corrected versions of D1 
and D2, which are given as 
 ( ) ( )( ) ( ) ( 1) ( ).c l l l d ld n d n t n e n     (4.8) 
It should be pointed out that Dc2 is different from the ultimate calibrated 
output Dc of Equation (4.7), i.e., Dc2 is uncorrelated with T2 after the calibration is 
complete; however, it still contains T1. In contrast, Dc will have both T1 and T2 
completely eliminated. The LMS update equations to determine a1i’s and b1i’s are 
 1 11 1 (1 ) 1 1( 1) ( 2) ( ),
m m i
i i a i ca a μ d n t n e n        (4.9) 
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where the latency of the LPF is ignored and m is defined the same way as in 
Equations (4.3) and ( 4.4). As the second-stage error Ed2 is noise-shaped by 1–z–1 
in Equation (4.7), the LMS update equations for a2i’s and b2i’s are given by 
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The additional tap c in Figure 4.2(b) is trained using the memory effect, 
i.e., the residual T1 existing in E. Thus, the correlation terms between E and T1 not 
used in Equations (4.9) or (4.10) can be used for training c. For example, 
 1 1( 4) ( ).
m m
cc c μ t n e n     (4.13) 
  
4.3  Behavioral Simulation         
The behavioral simulations of first- and second-order ΣΔ modulators with 
a 5-bit quantizer for a sinusoidal input are performed using MATLAB. The OSR 
is 16 and the input frequency is set to approximately 1 % of the clock frequency. 
The input signal power with respect to the full swing is –2.6 dB for the first 
modulator and –2.9 dB for the second. Multibit DAC and switch nonlinearities are 
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excluded in the simulation. However, the mismatch between the feedback and 
total sampling capacitors is accounted for. 
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Figure 4.3. MATLAB simulation results of a 5-bit, first-order ΣΔ modulator (OSR 
= 16) before calibration: (a) Amax = 108 and (b) Amax = 20, (c) the same as (a) with 
an injected PN, and after calibration: (d) Amax = 20 (without capacitor mismatch), 
(e) Amax = 20 (with 5 % PN and CF mismatch), (f) ai's, (g) bi's, and (h) SNDR and 
SFDR after calibration. 
 
 
The PN mismatch effect is also considered. The model of the nonlinear 
amplifier observes Equation (3.2) with k1 = 1, k2 = 0.04, k3 = 0.4, k4 = 0.02, k5 = 
0.2, and a fixed Amax. A(n) varies in each cycle according to y(n). To precisely 
determine y(n) in each cycle using Equation (3.2), an iterative procedure is 
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followed with a predetermined error bound of 510–5. A fifth-order PTF is 
adopted in the simulation. 
The simulation results of a first-order modulator are shown in Figure 4.3. 
Figures 4.3(a) and (b), corresponding to an Amax of 108 and 20, respectively, 
illustrate the normalized reconstructed spectra of the modulator output without 
calibration. The signal-dependent gain variation leads to gross harmonic 
distortions evident by the low SNDR and spurious-free dynamic range (SFDR). In 
this case, the distortion causes around 40 % gain degradation for the maximum 
output signal. Figures 4.3(c) and (d) show the output spectra with PN injection for 
the same setup as in Figures 4.3(a) and (b), respectively (the injected PN is 
removed in digital domain). A 2.5-dB loss in SNDR results from the PN injection 
comparing Figures 4.3(a) and (c). A one-bit PN with an amplitude of 0.25 (25 % 
of the full swing) is utilized considering the tradeoff between the calibration time 
and signal dynamic range. Figure 4.3(d) clearly shows the effectiveness of the 
proposed scheme. Note that a superior SFDR is observed in Figure 4.3(d) due to 
the dithering effect of the injected PN that randomizes the pattern noise otherwise 
clearly visible in the output spectrum of a first-order modulator (Figure 4.3(a)). 
For comparison, a similar linearity (≥ 70-dB SFDR) can be achieved with an Amax 
of at least 1000 without calibration, whereas it is set to 20 in this simulation. 
Comparing Figures 4.3(c) and (d), the fixed-point error in calibration 
causes an additional drop in SNDR of about 3 dB. If SNDR or power efficiency is 
- 53 - 
 
critical, a smaller PN can be used in the calibration at the cost of a longer 
adaptation time. The feedback capacitor CF and the capacitor CT for PN injection 
are set to 5 % less than their nominal values, and the performance of the 
modulator including the mismatch is shown in Figure 4.3(e). The SNDR result is 
slightly better than that in Figure 4. 3(d) since a smaller CF leads to lower values 
of a1 and b1 to begin with according to Equation (3.8). More intuitively, this is 
due to the larger integrator gain with a smaller CF that partially compensates for 
the effect of integrator leakage. The mismatch of CT results in, as expected, a 
linear scaling of the input signal in calibration (Appendix B.1). Mismatches of 
±5 % do not seem to limit the performance of the calibration in this simulation. 
Figures 4.3(f) and (g) illustrate the learning curves of the PTF coefficients 
without capacitor mismatch. The value of b1 is around 60 % of that of a1 as 
expected from Equation (3.8) for CP ≈ 0.25CS and CS ≈ CF. As mentioned before, 
the non-orthogonality of the polynomial and the resulting correlation between the 
various nonlinear terms in Equation (3.8) dictate small step sizes in the adaptation, 
which result in several hundred million iterations to reach steady state. However, 
as evident in Figure 4.3(h), the performance of the modulator, e.g., SNDR and 
SFDR, has settled even before all PTF coefficients have completely settled, with a 
≥ 70-dB SFDR achieved within one hundred million samples. 
A simple 6th-order FIR LPF with a 30-dB out-of-band rejection designed 
using the Parks-McClellan algorithm [52] is used in this simulation. Large out-of-
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band quantization noise of quantizers with even lower resolutions (≤ 5-bit) can be 
rejected efficiently. The steady-state SFDR variation in Figure 4.3(h) mostly 
results from the commensurate periodicity of the sinusoidal input and the PN 
sequence. As mentioned before, further acceleration of convergence is possible by 
replacing the LPF by an HPF when high-resolution quantizers are used. 
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Figure 4.4. MATLAB simulation results of a 5-bit, second-order ΣΔ modulator 
(OSR = 16) before calibration: (a) Amax = 108, and (b) Amax = 40, (c) the same as 
(a) with an additional injected PN, and after calibration: (d) Amax = 40 (without 
capacitor mismatch), (e) Amax = 40 (with 2 % PN and CF mismatch), and (f) 
SNDR and SFDR after calibration. 
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Figure 4.4 summarizes the simulation results of a second-order modulator. 
Amax’s of 4000 and 400 are required for the first- and second-stage amplifiers, 
respectively, to guarantee a ≥ 80-dB SFDR without calibration. Figure 4.4(d) 
shows the calibrated modulator performance with an Amax of 40 set for both stages, 
demonstrating the effectiveness of the APTF. This gain is chosen according to 
Equation (3.26) considering the fixed-point errors. One-bit PN sequences, T1 and 
T2, with an amplitude of 0.125 (12.5 % of the full swing) are used. The PN 
injection results in a 2.8-dB SNDR loss, while the fixed-point error causes an 
additional 2.5-dB loss. In this simulation, the PN-injection and feedback 
capacitors are also set to 2 % less than their nominal values, and the calibration is 
found insensitive to these variations as depicted in Figure 4.4(e). A fifth-order 
APTF model for both first- and second-stage integrators is selected; thus the 
complete model contains 21 variables (a11–a15, a21–a25, b11–b15, b21–b25, and c) to 
be trained. Figure 4.4(f) shows the learning curves of the SNDR and SFDR. 
Compared to the first-order modulator, it achieves a significantly larger SNDR 
using the same 5-bit quantizer, which in turn requires much smaller step sizes in 
the LMS update. In addition, the smaller amplitude of the PNs further elongates 
the calibration. In general, harmonic distortion is found very sensitive to 
coefficient variations in the PTF, which explains the residual spurs in Figures 
4.4(d) and (e), and the SFDR variations in Figures 4.4(f) and 4.3(h). Fortunately, 
the quantization noise is less structured in a second-order modulator and further 
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randomized by the two independent PNs, so the correlation between the 
quantization noise and the PN diminishes. Therefore, an HPF is applicable even 
with relatively low amplitude test signals to speed up the adaptation. In the 
simulation, an 8th-order HPF attenuates the in-band signal by around 40 dB.  
 
4.4  Independent Component Analysis         
The proposed identification approach can be explained by the independent 
component analysis (ICA) [58][60]. The uniqueness of the proposed approach is 
that both input and PN information is used together in correlation based on the 
independence of PN. Similarly to the conventional case, if the adaptive filter is 
the exact inverse of the ADC in Figure 4.5, the calibrated data Xˆ  after 
subtracting PN does not include any inter-modulation terms between X and PN, 
i.e., the Xˆ  is independent of any cross moments between X and PN. Thus, the 
adaptive filter can be identified by the correlation with the high-order moments of 
X and PN. Since X is unknown, X is recursively estimated from Xˆ . 
The input X includes multi-bit information, so many high-order moment 
terms can be generated even with a single one-bit PN. At the same time, the 
correlation relying on the PN signal is capable of calibrating the memory error by 
exploiting the delayed moment of the PN, which is independent of the original PN. 
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Moreover, X independent to PN does not necessarily need to be removed before 
correlation.  
 
    f: ADC f -1: ADF X removal
Xˆ
PNXPN,XPN, 2  ˆˆ
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Figure 4.5. Proposed calibration scheme based on ICA. 
 
 
One of the obstacles limiting the calibration accuracy and speed in the PN 
based calibration is the implementation of the X removal block in Figure 4.5. In 
the oversampling structure, an HPF can be employed for this purpose. To apply 
the proposed identification scheme to near Nyquist rate signal processing, a more 
efficient way to attenuate the perturbation caused by the input signal in correlation 
needs to be considered [61]. In the same aspect, the recently published method 
[62], which limits the variance of the input signal by the selective PN injection, is 
also worthy of notice.  
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CHAPTER 5 
CAPACITOR MISMATCH 
CALIBRATION 
 To date, only a limited number of digital background calibration 
techniques have been published [28],[45],[63]–[66] in multi-bit DACs, especially 
in the context of ΣΔ conversion. Most previous works are based on randomization 
of the capacitor switching sequence in a multi-bit DAC, such that the signature of 
the randomization embedded in the DAC output can be utilized to identify the 
associated capacitor mismatch errors. Typically operating in the background, the 
procedure converges when the DAC output becomes uncorrelated with the 
sequence of the randomization after treatment, regardless of the input signal 
characteristics. The approaches in [28],[45],[63] simultaneously scramble the 
switching of all capacitors, which still necessitates a complicated DEM encoder 
and thus limits the maximum operating speed. The encoder complexity associated 
with calibration can be somewhat relaxed in [64]–[66] by scrambling one pair of 
capacitors at a time, but at the cost of more complicated digital control circuits. In 
addition, some of these methods [64],[65] are based on the commutated feedback 
capacitor switching technique [67], which is not directly applicable to ΣΔ ADCs. 
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Lastly, a test signal injection into the analog signal path is used to calibrate the 
DAC gain errors in [45] and [66], resulting in a loss of conversion dynamic range. 
Another unique issue related to ΣΔ loops is the error circulation due to 
feedback. In this section, we will extend the memory error model to the 
background calibration of multi-bit DACs in ΣΔ ADCs. For this purpose, a signal-
driven PN injection scheme is devised with minimum alteration to the analog 
circuitry. In addition, the injected signal is immediately removed after the DAC, 
leaving only the mismatch error circulating in the modulator. As a result, the loss 
of conversion dynamic range is minimized. 
 
5.1  Memory Error Model for Capacitor Mismatch 
In conventional ΣΔ modulator analyses, the gain errors in the feedback 
paths are considered as pole-zero movement of the signal transfer function. As a 
result, the capacitor error model is often focused on the relative mismatch among 
M unit capacitors, shown in Figure 5.1(a), as a function of the DAC input Di: 
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(a) 
 
(b) 
 
(c) 
Figure 5.1. (a) Switched-capacitor realization of a first-order ΣΔ modulator, (b) 
conventional, and (c) proposed z-domain models of DAC mismatch error. 
 
where i is the deviation of each capacitor from the mean value of the M 
capacitors with Σi = 0, and di(n) is the thermometer code of the modulator output 
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with d(n) = Σdi(n)/M. The remaining mismatch between CS (= ΣCS(i)) and CF is 
handled by introducing a gain error  in the feedback path in Figure 5.1(b). Thus, 
the resulting error in the modulator output is expressed in an IIR form with 
respect to Er: 
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Equation (5.2) reveals that the DAC error circulating in the modulator loop causes 
long-term memory error. Conventionally, Equation (5.2) is treated by an FIR 
approximation [21], in which the length of the FIR taps determines the accuracy 
of the treatment. This section explains how a simple modification of the 
conventional approach leads to a more efficient nonlinear memory error model. In 
Figure 5.1(b), the input-referred gain error  is assumed to be linear for simplicity. 
When the sampling capacitors are shared with the DAC capacitors as shown in 
Figure 5.1(a),  is equal to . 
An alternative way to express the normalized integrator update equation of 
the modulator in Figure 5.1(a) is 
  
1
1( 1) ( ) ( ) ( ) ,
M
i i
i
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            (5.3) 
where the i-th DAC capacitor CS(i) is equal to (1/M+i)CF. This leads to the 
following expression for the modulator output 
   ),()1()()()( 11 zEzzEzXzzD qc     (5.4) 
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The block diagram for Equation (5.4) is shown in Figure 5.1(c). The modulator 
output error is obtained as 
 ).()( 1 zEzzE cd
  (5.7) 
Therefore, once i’s are identified, the signal-dependent DAC error Ec can be 
removed from D: 
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Between Equation (5.6) and the conventional model of Equation (5.1), the only 
difference is whether the non-ideal integrator gain  is absorbed into the model or 
not. By including  in Equation (5.6), the IIR from of Ed in Equation (5.2) is 
converted to the single-tap FIR form in Equation (5.7). In other words, the long-
term memory error of the modulator can be expressed as a concise function of its 
output. The equivalence between Figures 5.1(b) and (c) can be elaborated by 
deriving the transfer function directly from Figure 5.1(b): 
  1 11( ) ( ) ( ) 1 ( ) ,1 ( 1) r qzD z X z E z z E zz 


         (5.9) 
which is equivalent to the following time-domain expression (with quantization 
noise neglected): 
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Comparing Equations (5.4) and (5.9), it is evident that 
  ( ) ( ) 1 ( ),c re n e n d n    (5.11) 
i.e., a single tap FIR model sufficiently represents both linear and nonlinear DAC 
errors. Equation (5.11) can be intuitively explained using Figure 5.1(b), in which 
the gain difference between the two feedback paths of the modulator, i.e., the 
DAC path with a gain of  and the integrator path with a gain of unity (ideal), 
results in the error circulation of Er in Equation (5.2). This contrasts to Figure 
5.1(c), where  is absorbed into Ec, and the simple expression of Equation (5.7). 
A similar analysis can be derived for a second-order modulator. In Figure 
5.2(a), 1 and 2 are feedback gain errors, Er1 and Er2 are relative capacitor 
mismatch errors, and 1 and 2 are feed-forward gain errors. In Figure 5.2(b), the 
non-ideal feedback paths are replaced by ideal ones with two additive DAC errors, 
Ec1 and Ec2. In addition, since α2 is assumed to be linear, it can be input-referred, 
which results in the equivalent diagram of Figure 5.2(c). With this treatment, the 
modulator becomes ideal except for an input scaling and two additive error 
sources. The modulator transfer function is given by 
    
2
1 2 1
21 1 1
2
( ) ( ) ( )
2 1 ( ) 1 ( ).
c
c q
D z z X z E z
z z E z z E z
 
  
   
   
 (5.12) 
- 64 - 
 
X
Eq
D
z-1 z-1
 
(a) 
α1X
Eq
D
2
z-1 z-1α2
Ec1
D
Ec2
D
 
(b) 
α1α2X
Eq
D
2
z-1 z-1
Ec1'
D
Ec2
D
 
(c) 
Figure 5.2. (a) Conventional z-domain model, (b) proposed capacitor mismatch 
model of a second-order ΣΔ modulator, and (c) an equivalent diagram of (b). 
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The time-domain expressions for Ec1 and Ec2 are given by 
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where Δ2 = α2 – 1 and the definitions of other parameters follow those of the first-
order case. Again, the capacitor mismatch errors are expressed as a concise FIR 
form of the modulator digital output with non-ideal integrator gain errors 
accounted for. In addition, the second DAC error term Ec2 in Equation (5.12) is 
first-order noise shaped, which implies that the capacitor matching accuracy of 
the second DAC can be much relaxed compared to that of the first. 
 
5.2  Calibration Approach  
A compensation using the proposed error model requires the identification 
of both the relative mismatch among the unit capacitors and the integrator gain 
error. Correlation-based calibration techniques have been utilized for this purpose 
[28],[45],[63]–[66]. In terms of the relative mismatch, conventionally, one PN is 
used to randomize one element switching sequence to identify the corresponding 
mismatch coefficient; thus, multiple PN correlations are necessary for the 
treatment of a multi-bit structure. To correct the integrator gain error, an 
additional test signal traversing the signal path is also necessary. In contrast, the 
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main feature of the technique described in this section lies in its simplicity of 
differential DAC encoder implementation suitable for multi-bit ΣΔ modulator 
calibration using a single PN signal.  
 
1.5b 
DAC
D1
D2
1.5b 
DACQ1
Q2
Q3
Q4
  
(a) (b) 
Figure 5.3. Conceptual diagrams of (a) the conventional and (b) proposed DAC 
encoders. 
 
Figures 5.3(a) and (b), respectively, are the conceptual diagrams of the 
conventional differential DAC encoder and the proposed one with PN injection. 
In the conventional differential encoder, each unit capacitor is connected to –Vr, 
Vr, or 0 through three different switches when the differential thermometer code 
Di is –1, 1, or 0, respectively (the two adjacent comparator outputs Q2N and Q2N–1 
in Figure 5.3(a) are 00, 11, or 01, respectively). Thus, M unit capacitors in a DAC 
can represent 2M+1 levels differentially as indicated in Table 5.1, where the 
encoding scheme ensures that only one of the Di’s can be 0 for a given modulator 
output D. 
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Table 5.1  Bit encoding scheme for a 9-level DAC. 
D −1 −0.75 −0.5 −0.25 0 0.25 0.5 0.75 1 
D1 −1 0 1 1 1 1 1 1 1 
D2 −1 −1 −1 0 1 1 1 1 1 
D3 −1 −1 −1 −1 −1 0 1 1 1 
D4 −1 −1 −1 −1 −1 −1 −1 0 1 
 
Table 5.2  DAC input code Dt(i) and mismatch error Ec when D3 = 0 (D = 0.25). 
PN Dt1 Dt2 Dt3 Dt4 Ec 
–1 1 1 –1 –1 


4
3
2
1 i
i
i
i    
1 1 1 1 –1 


4
4
3
1 i
i
i
i   
 
The proposed encoding scheme is identical to the conventional scheme 
when Di is –1 or 1. However, when Di is 0, the encoder connects the unit 
capacitor to either –Vr or Vr instead of 0 depending on the value of a PN. It is 
equivalent to stating that a PN signal Tc taking on the value of –1/M or 1/M is 
injected whenever one of the Di’s is 0 in Figure 5.4(a), and this can be 
accomplished using a simple logic gate with minimal change to the original 
encoder. In addition, the switch connected to 0 can be saved as the PN is injected 
whenever Di is 0, resulting in a simpler (and potentially faster) switching 
configuration. 
With this PN injection scheme, the DAC error is dependent on Dt (= D + 
Tc) instead of D, and Equations (5.4) and (5.6) are rewritten as 
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where Dt(i), taking on a value of –1 or 1, is the differential thermometer code of Dt 
with dt(n) = Σdt(i)(n)/M. Owing to Tc, the DAC has two different configurations 
for a certain D when one of its Di’s is 0. Assuming that Tc is subtracted out from 
D in the digital domain, the modulator output would be indistinguishable between 
the two configurations if Ec = 0 (no mismatch error), i.e., D is statistically 
independent of Tc. Thus, any nonzero correlation will provide a clue to the 
mismatch of CS(i). For example, as shown in Table 5.2, whenever D3 is 0, i.e., D = 
0.25, the DAC input Dt3 is assigned to either –1 or 1 depending on the value of the 
PN; all other Dt(i)’s are still identical to Di’s, respectively. If any subset of a PN 
can be considered as another PN with similar statistical properties (this property 
can be guaranteed by choosing a PN with the length of a large prime number), 
from Equations (5.14) and (5.15), the average value of d(n)· tc(n–1) when d3(n–1) 
= 0 yields the information of 3. 
Some digital processing can be performed on Dc in Figure 5.4(a) to 
improve the calibration performance. For example, the corrected output Dc can be 
low-pass filtered to attenuate the out-of-band quantization noise, which is 
possibly correlated to both the input and PN signal when the quantizer resolution 
- 69 - 
 
is low. In contrast, high-pass filtering can be applied to eliminate the in-band 
signal to speed up the convergence when the quantization noise level is low. 
 
(a) 
 
(b) 
Figure 5.4. (a) Block diagram of the proposed first-order ΣΔ modulator 
calibration and (b) LMS update block. 
 
 
Because capacitor mismatch causes both in-band and out-of-band errors, 
minimizing one using the same error model will remove the other at the same 
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time. The filtered data Ee is multiplied by Tc, as shown in Figure 5.4(b), and 
separately accumulated according to the thermometer  code iD  (= 1 only when Di 
= 0). In turn, the following LMS update equation for i is obtained: 
 ),1()1()(ˆˆ 1  ntndnμe ciemimi   (5.16) 
where i = 1, 2, …, M, the latency of the filter is neglected for simplicity, and m = 
kn (k ≥ 1 is an integer that determines the LMS block size). The DAC error is 
estimated by 
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As illustrated in Figure 5.4(b), iD , Tc, and Dt(i) are all  binary in Equations 
(5.16) and (5.17), so 2M adders and multiplexers are needed for the M-coefficient 
calibration (the multiplication of a fixed step size  in Equation (5.16) can be 
implemented by bit shifting). Considering that the M coefficients (M capacitors) 
represent 2M+1 DAC levels differentially, the expected hardware complexity is 
around one adder and multiplexer per DAC level. 
The conceptual block diagram of a second-order modulator calibration is 
shown in Figure 5.5, in which two PN signals Tc1 and Tc2 are injected into the two 
DAC inputs, respectively, to identify the corresponding capacitor mismatch errors. 
In practice, the injected PN signals will occupy some signal dynamic range, 
especially for high-order modulators, in which each DAC will require an injected 
PN. This motivates the PN removal technique to be introduced in the next section. 
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Figure 5.5. Block diagram of the second-order ΣΔ modulator calibration. 
 
 
5.3  PN Removal Technique 
PN injection and its circulation in the modulator signal path bring about a 
dynamic range reduction problem. In memoryless Nyquist-rate converters such as 
a pipelined ADC, the input/output swing and stage gain determine the PN 
amplitude to avoid an overflow/underflow problem. Selective PN injection has 
been reported for pipelined ADCs to avoid dynamic range degradation [36]. In  
architecture, the injected PN potentially occupies a larger signal swing than the 
PN amplitude itself due to the feedback loops inherent to the modulator. From 
Equation (5.14), the DAC input Dt is expressed as 
   ),()()1()()()()( 11 zTzEzzEzTzXzzD cqcct     (5.18) 
in which the maximum or minimum input is generated when tc(n–1) and tc(n) 
exhibit opposite signs. Since Tc with an amplitude of two levels (±1 LSB) is 
injected, a total of four DAC levels will be occupied by Tc. Fortunately, the 
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proposed calibration does not inject PN for the maximum and minimum DAC 
inputs (in these cases, Di  0 for all i). As a result, Tc occupies two quantization 
levels in the first-order modulator. 
 
 
(a) 
 
(b) 
Figure 5.6. Analog-domain PN removal scheme for (a) first- and (b) second-order 
ΣΔ modulator calibration. 
 
 
The problem can be mitigated by an analog-domain PN removal scheme 
as shown in Figure 5.6(a), where Tc is subtracted out in the analog domain by an 
additional capacitor at the summing node. Ideally, if all DAC capacitors are 
matched to the additional PN removal capacitor, no residual injection will end up 
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circulating the loop at all. In other words, any residual circulation has to derive 
from capacitor mismatch, which is expected to be at least an order of magnitude 
smaller than the injection itself. Therefore, the net outcome of the calibration with 
PN removal would be that every DAC capacitor is eventually calibrated against 
the PN removal capacitor, which effectively makes it a reference. Since the PN is 
cancelled out by an additional unit capacitor, it may reduce the feedback factor of 
the integrator and increase power consumption for low-resolution DACs. 
However, this effect is not significant for higher-resolution DACs. 
Although PN removal minimizes the dynamic range loss, it brings about 
another mismatch issue of the PN removal capacitor (relative to CF), which is 
shown as Δc in Figure 5.6(a). Neglecting quantization noise, the output is 
 ).1()1()1()(  nentnxnd ccc  (5.19) 
From Equations (5.15), (5.17), and (5.19), the calibrated output Dc is given by 
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where iˆ  is the estimated capacitor mismatch, which is determined by the 
following equation derived from Equation (5.16): 
   ,0)1()1()(  ntndndE cic  (5.21) 
where Dc is used in these equations instead of Ee in Equation (5.16) for clarity. 
Using Equation (5.20), (5.21) yields 
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Substituting Equation (5.22) in Equation (5.20), we have 
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Note that Equation (5.23) is identical to Equation (5.10) by substituting  – 1 with 
Δc and d(n) + er(n) with dc(n), which implies that the effects of PN mismatch and 
DAC gain error are not distinguishable. As a result, Δc can be considered as a 
linear gain error of the DAC feedback path. 
To calibrate the effect of Δc, an additional PN signal T  is introduced at 
the summing node as shown in Figure 5.6(a). The circulation of T  in the 
modulator loop will help to identify Δc. In this approach, even though the 
incomplete PN removal leads to the introduction of another PN, the amplitude of 
T is much more adjustable than that of Tc (recall that Tc is always ±1 LSB). In 
addition, T can be exploited to calibrate integrator nonlinearities, and the scheme 
can be generalized to higher-order modulators. 
With T injected, the modulator output in Equation (5.19) becomes 
  ( ) ( 1) 1 ( 1) ( 1) ( 1),c c cd n x n t n t n e n             (5.24) 
where  captures the mismatch of T. With calibration, Equation (5.23) is 
revised to 
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where cˆ  and ˆ   are the estimated mismatch errors. Using Equation (5.24), 
Equation (5.25) can be expanded as 
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 (5.26) 
If ˆ c c    and/or ˆ     , Equation (5.26) indicates that dc(n) will 
contain memory error terms of T and Tc. Out of these terms, t(n – 1) is related to 
  and t(n – 2) is related to .c  Note that the term ec(n – 2) in Equation (5.26), 
determined by dt(n – 2) in Equation (5.15), contains t(n – k) and tc(n – k) only for 
k ≥ 3 (T appears in Dt with one clock cycle delay). Equation (5.26) leads to the 
following LMS update equations for cˆ  and ˆ :  
 1ˆ ˆ ( ) ( 2),m mc c ee n t n      (5.27) 
 ).1()(ˆˆ 1   ntneemm    (5.28) 
Note that in Equation (5.26), the term tc(n – 2) can also be used to derive ;c  
however, since this term is proportional to 2 ,c  it requires a long convergence 
time as c  is a small quantity, which compares to the adaptation using the first-
- 76 - 
 
order t(n – 2) term. In addition, as explained in Equation (5.23), the effect of PN 
mismatch Δc is equivalent to a feedback gain error. Thus, when the gain mismatch 
between the DAC and integrator feedback paths is calibrated, all memory errors 
through these two paths will disappear. This fact holds despite the fact that we 
always assume an ideal integrator path with a gain of unity. The calibration 
scheme will ensure that by adapting Equations (5.27) and (5.28), all memory 
terms in Equation (5.26) disappear eventually. Based on Equations (5.20), (5.22), 
and (5.25), the final calibrated output with PN removal is given by 
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Ignoring quantization noise, the output of a second-order modulator with 
PN injection illustrated in Figure 5.5 is obtained from Equations (5.12) and 
(5.13): 
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Thus, the DAC inputs are written as 
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where l = 1 and 2. Since Tc1 and Tc2 each have an amplitude of two DAC levels 
(±1 LSB), a total of 12 levels will be occupied by Tc1 and Tc2 in the worst case 
(when tc1(n–2) = tc2(n–1) = –tc2(n–2) = –tc(l)(n)). This calibration scheme does not 
inject Tc(l) for the maximum and minimum DAC inputs (in these cases, Di  0 for 
all i). As a result, Tc1 and Tc2 occupy 10 quantization levels in a second-order 
modulator. With PN removal, as illustrated in Figure 5.6(b), both test signals, Tc1 
and Tc2, are eliminated in the analog domain. In this case, Equation (5.31) is 
rewritten as 
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and the calibrated output is given by 
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where 1ˆcE  and 2ˆcE  are the estimated DAC errors. In Equation (5.32), Ec1 and Ec2 
are correlated with Tc1 and Tc2, respectively, and we obtain the following LMS 
update equations: 
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Similar to the first-order case, Dc can be filtered before being fed to the LMS 
update block. From Equation (5.34), i1ˆ  and i2ˆ  are determined by solving the 
following equations: 
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Using Equations (5.32) and (5.33), Equation (5.35) yields 
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Substituting Equations (5.32) and (5.36) in Equation (5.33), Dc with incomplete 
PN re removal becomes 
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where 211 2 ccc  . Equation (5.37) shows that a proper gain correction is 
needed to complete the calibration. In Figure 5.6(b), the additional PN signal T is 
introduced for the gain calibration and Equation (5.32) is modified to 
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Based on the result of Equation (5.37), the Dc after T and gain error ( 1c  and 
2c ) compensation is rewritten as 
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In Equation (5.39), since T appears at the modulator output D with a two clock-
cycle delay, ˆ is identified by correlating Dc to t(n–2): 
 ).2()(ˆˆ 1   ntneemm    (5.40) 
On the other hand, when the first- and second-stage feedback gain errors exist, D 
will include memory terms of T, i.e., t(n–3) and t(n–4), respectively; and the 
following update equations are obtained: 
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This gain error calibration can be explained more intuitively using the generalized 
transfer function of the second-order modulator of Figure 5.6(b): 
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where quantization noise is ignored, k1 and k2 can include any gain error in the 
signal paths, and Ed is the total DAC error including PN mismatch 1c  and 2c , 
which is given by 
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By multiplying the denominator on both sides, the time-domain expression of 
Equation (5.42) is obtained as 
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Comparing Equations (5.39) and (5.44), it is evident that dc(n) will not 
contain other memory terms of T  except t(n–2) when properly compensated by 
d(n–1) and d(n–2); i.e., the denominator of Equation (5.42) is treated, and the total 
error Ed can be formulated using the FIR form of 1ˆcE  and 2ˆcE  in Equations (5.33) 
and (5.36). This path gain error identification method using a single PN T can be 
generalized to any high-order, single-loop modulators. 
 
5.4  Behavioral Simulation 
Behavioral simulations of first- and second-order modulators are 
performed to verify the proposed calibration algorithm. A 2 % standard deviation 
of capacitor mismatch is assumed for the DAC unit capacitors. The quantizer 
resolution is approximately 4-bit (17-level), and the amplifiers are assumed ideal. 
The mismatch between the integrator feedback capacitor and the PN removal 
capacitor is properly included, and the integrator gain error calibration using an 
additional PN signal (T) is applied, with its own mismatch included as well. The 
sinusoidal input frequency is set to around 1 % of the clock frequency and the 
modulator dynamic performance is calculated for a 16 OSR. An 8th-order FIR 
HPF is also employed to accelerate the convergence of the calibration. The in-
band rejection of the HPF is around 40 dB.  
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(e) (f) (g) 
Figure 5.7 MATLAB simulation results of a 4-bit first-order ΣΔ modulator (OSR 
= 16) before calibration (a) without capacitor mismatch, (b) with mismatch of a 
2 % standard deviation, (c) after calibration, (d) DNL and INL, (e) iˆ , and (f) 
SNDR and SFDR learning curves. 
 
Comparing the output spectra of an ideal modulator in Figure 5.7(a) and 
the one with multi-bit DAC mismatch in Figure 5.7(b) shows that capacitor 
mismatch clearly causes large harmonic distortions. Figure 5.7(c) reveals that the 
proposed calibration effectively eliminates all harmonic tones. Comparing Figures 
5.7(a) and (c), one sees that Figure 5.7(c) does not show any pattern noise and 
achieves an even better SFDR, thanks to the randomization effect of the PN signal. 
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The input dynamic range reduction due to T results in a 0.6-dB SNDR difference 
between Figures 5.7(a) and (c). The amplitude of T determines the calibration 
speed and accuracy. In contrast, an LPF instead of HPF can potentially make the 
calibration less sensitive to quantization noise and improve the calibration 
accuracy for a smaller T. However, a smaller step size of LMS update is 
necessary with an LPF to mitigate the large interference from the (unfiltered) in-
band signal, which will slow down the training process significantly. 
In Figure 5.7(d), the differential nonlinearity (DNL) and integral 
nonlinearity (INL) are normalized, i.e., DNL = (CS(i)–CS/M)/CS. Figures 5.7(e) and 
(f) show the coefficient learning curves and the modulator dynamic performance, 
respectively. Since CF/M is set to 2 % larger than the reference capacitor, which is 
used for the PN removal (c = 0.02), the estimated capacitor mismatch iˆ  is 
biased towards negative values, as revealed by Figure 5.7(e). By excluding this 
bias from each iˆ , the settled values in Figure 5.7(e) correspond to the DNL 
profile in Figure 5.7(d). The SNDR and SFDR fluctuations in Figure 5.7(f) are 
mainly caused by the periodicity of the sinusoidal input and PN sequence. 
One important issue related to this modulator calibration is that the 
calibration will increase the final word length, which significantly complicates the 
following decimation filter design. To clarify this effect, the simulation in Figure 
5.7(c) is performed with different numbers of bits for Dc, and the results are 
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summarized in Table 5.3. When Dc is more than 11 b, the calibration performance 
is nearly identical to that of the floating-point result shown in Figure 5.7(c). When 
Dc is less than 7 b, the calibration performance drops abruptly (even worse than 
that of without calibration in Figure 5.7(b)) because the injected PN signal is not 
properly removed from Dc.  
Table 5. 3  Calibration results with finite word length. 
 4 b 5 b 6 b 7 b 8 b 9 b 10 b 11 b 
SNDR [dB] 32.6 47.7 44.2 53.2 54.7 56.0 56.2 56.4 
SFDR [dB] 34.6 50.2 47.6 68.1 65.6 73.1 77.2 79.8 
 
In a second-order modulator, the feedback capacitors are again assumed to 
be 2 % larger than their ideal values, which generate a negative gain error in each 
signal path. Figures 5.8(a), (b), and (c) indicate that every harmonic tone caused 
by the capacitor mismatch is eliminated effectively by the proposed calibration. 
Comparing Figures 5.8(a) and (c) shows that the signal dynamic range occupied 
by T and the coefficient fluctuation in steady state degrade the SNDR by 
approximately 1.7 dB. Simulation reveals that the low-frequency noise floor of 
the modulator is very sensitive to the values of the model coefficients, which 
dictates a small step size and thus longer calibration time compared to the first-
order case. In this respect, the proposed scheme is more appropriate for wide-band, 
high-speed applications. Comparing Figures 5.8(d) and (e) shows that the steady-
state dynamic performance is less sensitive to the fluctuation of the second-stage 
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coefficients than that of the first-stage ones in Equation (5.39). Therefore, a larger 
step size is applied to the second-stage coefficients update. Due to the positive 
mismatch errors of the feedback capacitors, i1ˆ and i2ˆ  shown in Figures 5.8(d) 
and (e), respectively, are all biased to negative values. 
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(d) (e) (f) 
Figure 5.8 MATLAB simulation results of a 4-bit second-order ΣΔ modulator 
(OSR = 16) before calibration (a) without capacitor mismatch, (b) with mismatch 
of a 2 % standard deviation, (c) after calibration, (d) i1ˆ , (e) i2ˆ , and (f) SNDR 
and SFDR learning curves. 
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5.5  Extension of Selective PN Injection and Cancellation 
The major advantages of the proposed selective PN injection/cancellation 
over the conventional DEM based PN correlation are the simplicity of its circuit 
implementation and the ease of its error analysis exploiting the differential DAC 
structure. This technique can be applicable to the DAC calibration in pipeline 
ADCs. An N-bit stage of pipeline ADCs with the proposed calibration technique 
is illustrated in Figure 5.9 where the gain error in residue amplification is 
separately represented as . The stage residue output R after subtracting the DAC 
output W from the input X is given by  
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where DTc(i) is the differential thermometer code of DTc, and Tc is the mismatch 
of Tc in analog domain PN cancellation. Thus, the input is recovered by adding 
sub-ADC output D to R:  
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As explained in this chapter,  and Tc need to be figured out separately by using 
an additional PN Ta at the input stage. In the pipeline ADC, Tc is eventually the 
mismatch between the PN cancellation and feedback capacitors. Thus, by reusing 
the PN cancellation capacitor as the feedback capacitor, we can eliminate Tc.  
can be easily figured out by Ta. It is noticeable that the residue error R in Equation 
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(5.45) is utilized instead of Xˆ  in correlation to train the capacitor mismatch i (i 
is updated only when Di = 0). The variance of R is much smaller than that in Xˆ , 
i.e., D includes most of the input signal component X, so the adaptation with the 
selective PN injection can be much faster than the calibration based on DEM 
circuits which updates i  every sample using Xˆ [62]. 
 
 
Figure 5.9. DAC calibration in a pipelined ADC structure. 
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CHAPTER 6 
PROTOTYPE 1-0 MASH ADC DESIGN 
 Although it is presented that the proposed techniques can be theoretically 
extended to higher-order ΣΔ modulators, many practical issues need to be further 
investigated at the architectural and circuit levels to minimize the overhead in 
digital calibration and optimize the ADC performance. This chapter describes 
design issues in applying the proposed schemes to a prototype ADC. 
 
6.1  Nonlinear Calibration of MASH Structure  
Circuit non-idealities in ΣΔ modulators conventionally have been regarded 
as linear effects and represented as IIR-form signal and noise transfer functions 
(STF and NTF) shown in Figure 6.1(a) [21]. A direct extension of the model to 
account for the signal-path nonlinearities, i.e., signal-dependent coefficients , , 
and , yields complicated analysis and no readily useful results. In analog-to-
digital conversion, the ultimate interest is not the modulator output D but the input 
signal X eventually digitized, so the closed form of the modulator error model 
needs to be rederived as a form of D for the purpose of digital compensation.  
- 88 - 
 
  
 
-1 -1
q
-1
z X(z)+ 1- z E (z)
D(z) =
1+( - )z
1)(  
 
(a)   
 
-1 -1
a b c
-1
q
D(z) = z X(z)+E + z (E -E )
+ 1- z E
      



i
a i
i
b i
c i i
e (n) = a d (n)
e (n -1) = b d (n -1)
e (n -1) = c d (n -1)
 
(b) 
Figure 6.1. (a) Conventional z-domain and (b) proposed output-referred error 
models for a first-order ΣΔ modulator. 
 
  
A unique finding of this work is that an FIR form, e.g., the two-tap model 
shown in Figure 6.1(b) for a first-order modulator, can be sufficient and accurate 
in representing the long-term nonlinear memory errors in the modulator. In the 
output referred error analysis, the signal-path distortion is comprehended as three 
additive error terms Ea, Eb, and Ec which are all dependent on the modulator 
output D. Among the three terms, Ea and z1Eb (dependent on d(n) and d(n1), 
respectively) capture the integrator nonlinearity while z1Ec (dependent on the 
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DAC thermometer code di(n1)) expresses the component mismatch error of the 
feedback DAC. Compensating for the error sources Ea, Eb, and Ec is equivalent to 
multiplying the inverse form of the nonlinear STF, so the non-ideality of any all-
pole STF can be represented as an FIR form of the output; that is, when the 
modulator has zeros, the error model becomes an IIR form of the output. Since the 
error is derived from the modulator output containing the effect of the other error 
sources, the interaction from the other errors is naturally reflected in the model of 
each error source.  
The model embodying a direct digital treatment of the nonlinear STF 
without any approximation is clearly advantageous over the conventional 
correction method for MASH. Figure 6.2 instantiates the difference with a two-
stage 1-0 MASH structure. The conventional approach in Figure 6.2(a) [21][24] 
leaves the non-ideality of the first stage output D1 as it is and matches the STF of 
the second stage to the NTF of the first stage in digital domain by using an IIR 
model NTF1 (in practice, NTF1 is approximated to an FIR form). However, the 
proposed approach in Figure 6.2(b) directly treats the nonlinear STF of the first 
stage by an FIR model (1/STF1), such that another FIR model (NTF1/STF1) 
compensates for the gain mismatch between the stages. Note that the NTF and 
STF generally have the same poles and the STF is assumed to have only poles 
without zeros.  
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(b) 
Figure 6.2. (a) Conventional and (b) proposed 1-0 MASH calibration. 
 
 
For the identification of the given model, the learning algorithm proposed 
here, based on the principle of ICA, trains multiple model parameters using a 
single one-bit PN injected into the input [58]. Figure 6.3 illustrates the general 
setup of the proposed nonlinear modulator calibration. Ignoring the quantization 
noise (the effect of the quantization noise in calibration is analyzed in Chapter 3), 
the first-order modulator with a non-ideal integrator is modeled as two error 
sources Ea and Eb from Figure 6.1. ea(n) is dependent on d(n) which mainly 
consist of the moments of x(n1) and pn(n1). If Ea is successfully removed in 
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digital domain, the calibrated output Xˆ , which is also a digitized version of the 
input X, will not contain any inter-modulation products between x(n1) and 
pn(n1). In other words, Xˆ  is independent to any cross moments of x(n1) and 
pn(n1). Since x(n1) is unknown, it is recursively estimated from )1(ˆ nx . In 
turn, the involved model parameters ai’s are trained by the LMS adaptation until 
the correlation with all cross terms [ )1()1(ˆ 1  npnnxi ] is minimized. 
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Figure 6.3. Multiple error parameter identification by using a one-bit PN. 
 
 
Similarly, the coefficients bi’s are updated using the inter-modulation 
products between the delayed moment of )2(ˆ nx and pn(n2). Before completing 
calibration, Xˆ  includes other memory moments of X and PN such as x(n3), 
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pn(n3), x(n4), and so on. However, under the condition that the first two 
memory terms are minimized from Xˆ  with a given FIR model, all the other 
memory terms are also minimized. The DAC distortion term Ec, which is not 
shown in Figure 6.3, is identified by a second PN injected into the DAC code to 
reduce the order of the polynomial model of the nonlinear integrator. The HPF 
removes most of the in-band content in Xˆ  before feeding it to the LMS 
coefficient update unit to accelerate the parameter learning. To better preserve 
error information and further accelerate the calibration speed, sophisticated 
filtering techniques can be considered [61]. 
 
6.2  Prototype 1-0 MASH Architecture  
With the digital calibration, the integrator nonlinearity needs to be 
separately identified by injecting a wideband PN signal to each stage, so with 
multiple integrators in a loop, PN signals circulating in a high-order loop occupy a 
large portion of the input signal dynamic range and slow down the integrator 
output settling. The proposed approach compensates for the static circuit 
nonlinearity, whereas the dynamic error involved with signal settling and clock 
jitter is still difficult to accurately model and calibrate. In this aspect, a low-order 
noise shaping structure with a low OSR is preferred to reduce the speed overhead 
in analog circuit design. 
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The other architectural considerations are calibration speed and accuracy. 
In LMS adaptation, the identified error parameters continuously fluctuate within a 
certain range depending on the variance of the residue error signal, which locally 
correlates to the PN, and the update step size [62]. Among the residue error, the 
in-band input signal is removed by HPF, so the out-of-band quantization noise 
becomes a major source perturbing the settled parameter values. In turn, the high-
order noise shaping usually accompanying a low resolution quantizer and large 
out-of-band quantization noise necessitates a smaller step size, significantly 
elongating the calibration time. Lastly, as the complexity of the digital circuit 
greatly increases in high-order modulators, the area and power consumption of the 
digital part can outweigh the benefit in analog design. Considering all these 
practical issues, we adopt the 1-0 MASH structure as a prototype ADC. 
Figure 6.4 depicts the overall architecture of the proposed ΣΔ ADC. This 
first-order structure looks similar to the 11b Nyquist rate pipeline structure except 
for the first stage integrator. The frontend consists of a first-order ΣΔ modulator 
employing a low-gain amplifier and a 9-level feedback DAC, with both integrator 
distortion and DAC capacitor mismatch calibrated. The integrator obviates the 
need for a front-end sample-and-hold circuit and gains additional SNR from the 
noise shaping. Theoretically, this first-order structure can achieve more than 14 
effective number of bits (ENOB) with an OSR of 8 (the ENOB of the ADC is 
eventually limited by the kT/C noise). The backend is a four-stage 2.5b/s 
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pipelined ADC. The mid-tread structure is used for the sub-ADCs, so 8 
comparators are used in the first stage sub-ADC and 6 comparators are used for 
the other sub-ADCs. Memoryless inter-stage gain calibration is applied to the 
backend multiplying DACs (MDACs), greatly relaxing the gain requirement of 
the residue amplifiers. All analog functions are integrated on the prototype chip. 
The digital calibration logic is synthesized, but not implemented on chip. In 
testing, error correction is processed in a workstation due to its total feed-forward 
architecture.  
 
 
Figure 6.4. Prototype 1-0 MASH architecture. 
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To calibrate the integrator, a one-bit PN signal Ta is injected at the 
summing node of the integrator. For the first stage DAC calibration, another test 
signal Tc is added in digital domain, which is eliminated in analog domain to 
minimize the conversion dynamic range loss. Ta and Tc are internally generated 
from 31 linear feedback shift registers with the maximal-length implementation, 
i.e., the length of the PN sequence is 2311 [68],[69].  
From the output-referred error analysis, the first stage digital output D1 is 
written by 
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where the net effect of the PN mismatches a and c, after calibration, is 
conceived as the residue gain error of the input and feedback paths of the 
modulator (Appendix B.1), so  is inserted to represent the scaling of the 
quantization noise z1Eq1. Ed and Ec are the integrator nonlinearity and capacitor 
mismatch, respectively, given by 
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where D1(i) is the thermometer code of D1 (D1 = D1(M)…D12D11). The first stage 
quantization noise Eq1 is amplified and further quantized by the following MDAC 
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stages. Thus, the integrator output Y is derived from D1 and the calibrated pipeline 
stage output Dc2: 
 .2111 cq DDEDY   (6.3) 
The identification of the first stage integrator error Ed and Ec has been 
already detailed in Chapters 3, 4, and 5, so, in this chapter, we will focus on the 
compensation of the inter-stage gain error assuming that the first stage non-
ideality is properly addressed.  
In Figure 6.4, the digital output of the second to fifth pipeline stage is 
expressed by the i-th stage gain i and quantization noise Eq(i). 
  .5,4,3,2,)()1(   iEED iqiqii   (6.4) 
On the other hand, it is supposed that the MDAC performs memoryless functions 
and its nonlinearity is sufficiently suppressed by the former stages. Hence, the 
memoryless linear gain-error model is applied for the MDAC calibration, and the 
circuit bandwidth and linearity specifications are determined accordingly. After 
the calibration, the final output Dc is derived as 
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where dEˆ  and cEˆ  are the estimated error of Ed and Ec, respectively. iˆ  is the 
estimated MDAC gain and ˆ  compensates for the PN mismatch induced term . 
Using Equations (6.1) and (6.4), Equation (6.5) is rewritten by 
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In Equation (6.6), when ii  ˆ  and  ˆ , each stage quantization noise Eq(i) is 
cancelled out with the next stage output D(i+1) and only the last stage quantization 
noise Eq5 remains in Dc. Otherwise, Dc includes the leakage of the i-th stage 
quantization noise Eq(i). In correlation, the in-band signal X is filtered out from Dc 
by a HPF. Thus, the correlation between Dc and Eq(i1) gives the clue of iˆ . From 
Equation (6.4), Eq(i1) is approximated to the calibrated i-th stage output Dc(i): 
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As a result, the LMS update equation is obtained by 
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where E is the filtered version of Dc. In Equations (6.6) and (6.7), both E (or Dc) 
and Dc(i) include Eq5, so the final value of iˆ  deviates from i (estimation error). 
However, for the former stages, Eq5 in Dc(i) is attenuated by the later stage gain in 
Equation (6.7), which makes this correlation weak enough to satisfy the accuracy 
requirement. The estimation error ( ii  ˆ ) of the later stage does not affect the 
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calibration performance because the error term is divided by the overall former 
stage gain in Equation (6.6). From the similar understanding, ˆ  is trained by 
 ).()1(ˆˆ 2
1 nendc
mm    (6.9) 
The consecutive quantization noise of the first stage 3-b quantizer, dc2(n) and 
dc2(n1), contains mutually exclusive moment, which permits the coefficients 2ˆ  
and ˆ  to be trained in Equations (6.8) and (6.9), respectively. As a result, in 
MASH structures, the mismatch between stages can be figured out without PN 
signals by correlating the residue error to the calibrated data of each stage. It 
should be recognized that this gain calibration approach is possible since the input 
signal is band-limited and efficiently removed in oversampling structure. Each 
stage quantization noise leakage, especially the front stage, is strongly correlated 
to the input signal, so the gain error cannot be identified in the presence of the 
input [70],[71]. Although only the gain calibration is applied in the MDAC stages, 
this approach is extensible to nonlinear calibration by adopting ICA approach [58]. 
 
6.3  Circuit Design 
One of the challenges of analog circuit design using digital low-leakage 
process is the high device threshold voltage in low supply voltage. The high 
threshold voltage restricts the choice of circuit topologies due to the following 
issues. First, the switch on-resistance is an order of magnitude larger than that of 
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the low-threshold devices generally supported in analog processes, which restricts 
the bias voltage range of analog switches to lower the on-resistance. Second, the 
input common-mode (CM) of the differential amplifier should be properly chosen 
allowing the saturation voltage of the current source. Lastly, the logic gate delay 
is roughly double that in the analog process, so the delay of the critical path, e.g., 
the path from the sub-ADC output to the DAC input, needs to be carefully 
optimized. This section describes the implementation of the prototype ADC 
addressing these design obstacles and presents the feasibility of the performance 
enhancement of ΣΔ ADCs with high-speed but less accurate analog circuits. 
6.3.1  DAC and PN Injection 
The circuit diagram of the first stage integrator and DAC is shown in 
Figure 6.5. For a wide input bandwidth, the input sampling capacitor (CIN) is 
separated from the DAC capacitors (Cu1~ Cu4). The sampling switch nonlinearity 
is sufficiently attenuated by the clock bootstrap technique [44]. To calibrate the 
integrator, a one-bit PN (Ta) is injected through the capacitor CTa whose size 
determines the calibration speed and accuracy. CPNa is set to half of the unit 
capacitor Cu, such that the test signal occupies around 1 dB of the input signal 
dynamic range with a moderate calibration speed. The DAC calibration PN (Tc) is 
selectively injected through one of Cu1~Cu4 and immediately removed in analog 
domain by an additional capacitor CTc to minimize the dynamic range loss due to 
the injection.  
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Figure 6.5. First stage integrator with a 3-b DAC. 
 
 
Figure 6.6 compares the conventional differential DAC encoder and the 
proposed one with PN injection. In the conventional differential structure of 
Figure 6.6(a), two adjacent comparator outputs Q2iQ2i1 are converted into the 
corresponding differential code Di, 1, 0, or 1, which build 9 encoder output 
levels from the 8 comparators. The proposed encoding scheme in Figure 6.6(b) is 
identical to the conventional one when Q2iQ2i1 is either 00 or 11. However, when 
Q2iQ2i1 is 01, this code is converted to either –1 or 1 instead of 0 depending on Tc. 
In other words, Tc taking on the value of –1 or 1 is injected whenever one of the 
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Q2iQ2i1 sets is 01. In turn, the five level encoder output and one-bit PN  
represents 9 levels, eliminating the middle switch and thus simplifying the circuit.  
 
Q2iQ2i-1 Di
00 -1
01 0
11 1
*Di = D(i)P – D(i)N
 
(a)   
Q2iQ2i-1 PNc Tc DT(i)
00
0
0 -1
1
01
0 -1 -1
1 1 1
11
0
0 1
1
*DT(i) = DT(i)P - DT(i)N  
(b) 
Figure 6.6. DAC encoder circuit: (a) conventional and (b) proposed with PN 
injection. 
 
 
For the PN injection, an addition logic gate is inserted at the data path of 
the encoder, which possibly delays the connection of Cu1~ Cu4, but the overhead is 
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minimal because the number of switches driven by the encoder is much reduced 
with PNc generated in advance. The delay of the data path with and without PN 
injection is 29 ps and 25 ps, respectively, in this process. The critical path of the 
encoder has five logic gate delay (75 ps) determining the cancellation of the 
injected PN (detection of 0 in four Di’s). This delay, however, affects only the 
connection of CTc and the operation still can be accomplished between the fast 
falling and rising edges of non-overlap clocks, i.e., the falling edge of 1P and the 
rising edge of 2 in Figure 6.7. This is the one of the major benefits compared 
with the conventional DEM circuit. 
 
12 1P2P
62ps 56ps
1 & 2 : non-overlap clock1P & 2P : fast falling clock
Latch triggering point
 
Figure 6.7. Clock timing. 
 
6.3.2  Integrator 
Using a non-overlapping two-phase clock, the integrator in Figure 6.5 
dumps the previously sampled charge in CIN on the feedback capacitor CF at 2, 
and holds the output level until the end of 1. Thus, the integrator output can be 
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sampled at the end of either the 1 or 2 phase by the following blocks. At 2, the 
summing node switch SW1 is turned on, so the amplifier is more stable with a low 
feedback factor (a low loop gain). In contrast, at the next clock phase 1, SW1 is 
turned off, and the increased feedback factor makes the loop less stable. In the 
typical high-gain two-stage amplifier design, the second-stage load capacitance 
does not have a strong influence on the operating speed, whereas it is one of the 
dominant factors degrading the phase margin. In turn, the 2 phase sampling is 
usable to ensure a sufficient phase margin at 1 with low output capacitance. This 
sampling timing is also suitable for the conventional analog domain linearization 
techniques [11],[12],[16][19], which usually utilize the 1 phase for the 
additional analog signal processing. 
The low-gain two-stage amplifier has a different design perspective from 
the conventional high-gain one. Unlike to the conventional design, the operating 
speed of the low-gain two-stage amplifier is affected by both first and second 
stage output capacitance. These features will be detailed in the amplifier design 
part. From these observations, in this work, the integrator output is sampled at 1, 
such that the amplifier has a fast operating speed at 2 with load-less 
configuration. The operating speed is still fast even with the load capacitance at 1 
because the amplifier has a higher feedback factor. The phase margin at 1 is 
ensured by a compensation capacitor which is necessary to satisfy the noise 
specification.  
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Owing to the digital linearization techniques, neither the stage gain error 
nor nonlinearity is a major concern dictating the amplifier gain. Instead, the lower 
limit of the dc gain is given by the quantization noise leakage in a single stage 
structure, which is equivalent to the minimum fixed-point error in calibration. For 
the design in Figure 6.5, the fixed-point error in Equation (3.16) is modified to 
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 (6.10) 
This equation indicates that CP1, which is reset every cycle, has a larger effect on 
2
eE  than CP2. CIN is set to smaller than 4Cu (CIN = 512 fF, 4Cu = CF = 640 fF 
(single ended)) to reduce 2eE . The estimated kT/C noise of this sampling 
capacitance is around 12 b level for a 1.2 VPP differential input and an OSR of 8. 
Considering the signal dynamic range of the PN and quantization noise, the top 
and bottom reference voltage are set to 0.9 V and 0.3 V, respectively. The 
amplifier gain requirement needs to be larger than 26 dB (20 V/V) to guarantee 
that the SNDR loss is less than 2 dB. Without digital calibration, the amplifier 
gain should be far larger than 60 dB (1000 V/V) to accomplish the similar 
linearity in the MASH structure.  
The first stage integrator simulation results are summarized in Table 6.1. 
The amplifier gain in the open-loop configuration reduces around 7 % for the 
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maximum output of 0.6 VPP, which mostly stems from the signal dependent 
output impedance of the second stage. 
 
Table 6.1. Simulation summary of the integrator (1.2 V supply, 27 C, Typical) 
 
Amplifying phase settling time 0.96 ns (10 b level) 
Open-loop 
Amplifier Gain 
Maximum (AC gain) 29 V/V 
Minimum (maximum output) 27 V/V 
CM gain ~ 0.2 V/V 
Input-referred noise (1 kHz ~ 1 THz) / (OSR)0.5 ~ 200 Vrms 
Compensation capacitor  320 fF 
Load capacitance (amplifying / holding phases) ~ 600 fF / ~ 280 fF 
Transconductance (Gm1 / Gm2) 22.4 mA/V / 35.9 mA/V 
f3dB (amplifying phase) 1.8 GHz 
1 /   (@ 1 kHz / @ 100 kHz / @ f3dB) 15.2 / 4.6 / 3.2 V/V 
Phase margin (amplifying / holding phases) 86  / 72  
Power consumption 11.1 mW 
 
 
The integrator noise is inversely proportional to the feedback factor . In 
deep sub-micron technologies,  much increases at low frequency due to the gate 
leakage current, so the integrated in-band noise power from 10 Hz to 1 kHz is 
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even larger than the noise from 1 kHz to 1 THz reflecting the OSR. In wideband 
applications, the input information is not carried at lower than a few tens of kHz 
and the noise at this band is filtered out in digital domain, so the design is focused 
on the noise larger than 1 kHz frequencies. 
6.3.3  Low Gain Two-Stage Amplifier 
In this process technology, the intrinsic gain of a single stage amplifier is 
less than 20 dB, so the two-stage amplifier in Figure 6.8(a) is selected in the 
integrator design to realize higher than 26 dB gain. All MDAC stages also have 
the same structure supporting the similar level of the dc gain to sufficiently 
attenuate the amplifier nonlinearity in analog domain (the nonlinearity of the 
MDACs is not calibrated).  
The input CM voltage is set to a quarter of the supply voltage VDD, which 
allows a smaller size of NMOS switches at the summing node and ensures 
flexible input CM voltage, thereby allowing high threshold voltage (around 0.5 V) 
of the PMOS input pair. The output CM voltage is around half VDD for the single-
ended output swing of 0.6 VPP (differentially 1.2 VPP).  
One drawback of this simple resistive CM feedback output stage is the 
dependency of the output CM voltage on VGS of the PMOS load transistors. With 
a high threshold voltage, a large PMOS device takes a large portion of the load 
capacitance at the amplification phase 1 to ensure the output swing. Particularly, 
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in a pipeline structure, the CM voltage deviation needs to be cautiously 
investigated because the CM error propagated from the former stage possibly 
reduces the signal dynamic range of the later stages.  
 
INP INN
OUTP OUTN
VDD
Vth 0.5V
 
(a) 
 
(b) 
Figure 6.8. (a) Two-stage amplifier and (b) simplified model of (a). 
 
 
The CM propagation can be calculated from the CM gain of each stage. 
The two-stage amplifier with the diode connected configuration has an open-loop 
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CM gain ACM(op) of around one. Using ACM(op), the closed-loop CM gain ACM(cl) is 
written as 
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where CTOT is the total capacitance connected to the summing node including the 
parasitic capacitance (CTOT > CF), and CS and CF is the sampling and feedback 
capacitor, respectively. Note that the closed-loop has a positive CM feedback 
(ACM(op) > 0) in the two-stage amplifier. In spite of the positive feedback, the loop 
is still stable with the CM loop gain smaller than one. Since ACM(op) is around one, 
ACM(cl) becomes a negative value larger than 1 (1< ACM(cl) <0). Using Equation 
(6.11), the total CM error at the last (5th) stage output becomes 
   ,CMclCMclCMclCMclCM
clCMclCMclCMclCMtotCM
VAAAA
VVAVAVAVAV


1)(
2
)(
3
)(
4
)(
54)(3
2
)(2
3
)(1
4
)(,  (6.12) 
where Vi is the output referred CM error of the individual i-th stage. Since every 
stage has the same structure, it can be safely assumed that all stages have similar 
amounts of CM error VCM or, at least, the same polarity of VCM. Based on this 
assumption, Equation (6.12) manifests that each stage CM error is not 
accumulated in the pipeline stages but first-order cancelled out between two 
consecutive stages due to the negative ACM(cl). It should be noticed that this 
cancellation arises from the positive open-loop CM gain of the two-stage structure. 
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With a single stage amplifier, the closed-loop CM gain is negative, so the CM 
error is accumulated through the pipeline stages.  
Now, two different design perspectives in low-gain two-stage amplifier 
are detailed. First, as the amplifier gain approaches the inverse of the feedback 
factor, i.e., the loop gain approaches one, the phase margin greatly increases 
(when the loop gain is less than one, the loop is unconditionally stable). Second, 
the second stage load capacitance as well as the first stage load is an important 
factor determining the amplifier bandwidth. 
In a simplified two-stage amplifier model shown in Figure 6.8(b), the first 
and second poles, p1 and p2, and phase margin PM are given by [10] 
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In Equation (6.14), 0 is the frequency where the loop gain is one: 
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where a single-pole system with a feedback factor  and a dc gain ADC (= Aop(0)) 
is assumed considering 0 <  p2. From Equation (6.15), 0 is derived as 
  .Ap DC 110    (6.16) 
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With a high loop gain (ADC  > 10), 0 resides at a much higher frequency than 
first pole p1, so the second pole p2 should be placed far higher than 0 to ensure 
enough phase margin from Equation (6.14). As the loop gain is lowered, p1 
approaches 0, reducing the phase shift at 0. When the loop gain becomes two, 
p1 is the same as 0. Under this condition, the phase shift originating from p1 
becomes only 45(= tan1(0 /p1)), so more than 90 phase margin can be offered 
even with p2 placed close to 0. In this work, the loop gain of the MDACs is 
around 3.5 with a feedback factor of around 0.11, which causes the phase shift of 
only 68 from the first pole. This analysis reveals that a low gain amplifier with a 
low loop gain (a large number of bit per stage) allows smaller gm2 and Cc in the 
phase margin consideration from Equations (6.13) and (6.14). It is important to 
note that, for a low-loop gain, 0 is not same as the closed-loop 3dB frequency 
(3dB), which dictates the operating speed of the amplifier. From the definition of 
3dB frequency, 
 ,AjA cldBcl )0(2
1)( 3   (6.17) 
and the closed-loop gain Acl(j) is derived from the charge conservation law: 
 ,
A
p
jC
C
CjA
DC
TOT
F
S
cl


 


1
1
)(   (6.18) 
From Equations (6.17) and (6.18), 3dB is obtained as 
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  .113   DCdB Ap  (6.19) 
Equation (6.16) implies that the amplifier is always stable with the loop gain close 
to one, whereas Equation (6.19) shows that 3dB is same as p1 when the loop gain 
is zero (open-loop configuration). Using Equation (6.13), Equation (6.19) is 
rewritten by 
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It becomes rather interesting to investigate 3dB in Equation (6.20). Assuming 
large gm2R1 (> 10), 3dB is typically approximated to (gm1) / Cc (the effect of C2 
can be ignored). In contrast, when the amplifier intrinsic gain is small, C2 
becomes an important factor in 3dB. For the first stage integrator, a large Cc 
(around 60 % of C2) is used to ensure the noise and phase margin. For the MDAC 
stages, enough phase and noise margin can be still achieved with Cc far smaller 
than C2, so 3dB is even more sensitive to C2. In this case, the second stage 
transconductance gm2 is optimized for a better 3dB and the phase margin 
becomes the second consideration.  
The simulation results of the first MDAC (the second pipeline stage) are 
summarized in Table 6.2. The settling time of the output is around 1 ns at 7 b 
level and amplifier dc-gain variation is around 7 %. Owing to the low feedback 
factor and loop gain, the phase margin of 90  is achieved with only 50 fF 
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compensation capacitor and the small transconductance ratio between the first and 
second stage amplifiers. The first and second stage transconductance is optimized 
for the maximum f3dB.  
 
Table 6.2. Simulation summary of the first stage MDAC  
(1.2 V supply, 27 C, Typical) 
 
Amplifying phase settling time 0.95 ns (7 b level) 
Gain 
Maximum (minimum output) 34 V/V 
Minimum (maximum output) 32 V/V 
Stage gain 3.47 V/V 
Compensation capacitor  50 fF 
Load capacitance  ~ 450 fF 
Transconductance (Gm1 / Gm2) 10.2 mA/V / 13.2 mA/V 
f3dB  0.8 GHz 
1 /  (@ 100 kHz / @ f3dB) 8.8 / 8.1 
Phase margin (amplifying / holding phases) 90  
Power consumption 6.7 mW 
 
6.3.4  Comparator 
The two-stage preamplifier in Figure 6.9 is designed with a dc-gain of 30 
V/V and 3 dB frequency f3dB of 610 MHz. The gain of the input network is 0.72, 
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and the first and second stage gains are 6.3 and 6.7, respectively. The effective 
gain at f3dB is 22 V/V. To simplify the current bias, the first stage bias current is 
replicated to the second stage from the device ratio between first stage load and 
second stage input pair. The NMOS load of the second stage preamplifier 
supports high CM voltage to the following latch block, such that the dynamic 
latch with NMOS input pair has high operating speed. The input CM voltage VCM 
of the first stage preamplifier is set to 0.75  VDD to ensure the bias voltage 
margin of the current source. In Monte Carlo simulation, the input referred offset 
(standard deviation) is 26 mV, which is sufficiently smaller than the 1 LSB of the 
sub-ADC (150 mV). 
 
 
Figure 6.9. Comparator schematic. 
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The latch delay including two output inverters in Figure 6.10 is less than 
70 ps for larger than 4 mV input and it increases up to 110 ps when the latch input 
is small (meta-stable).  
 
 
Figure 6.10. Latch schematic. 
 
 
6.4  Measurement 
The ADC of Figure 6.11 is implemented in a 65-nm CMOS low-leakage 
digital process and its active area is 0.28 mm2 (=0.73 mm  0.38 mm). The analog 
input applied to the left-hand side is processed by an integrator and four MDAC 
stages and converted into 16 b digital output from the five sub-ADCs. Analog 
(integrator and MDACs) and digital (sub-ADCs) blocks are located at bottom and 
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top sides, respectively, and separate power supply lines are applied to minimize 
the coupling of the digital noise to the analog blocks. The reference voltage lines 
are placed between the analog and digital blocks and shared. The differential 
clock line is supported to improve the CM noise immunity and to generate 50 % 
duty cycle in multi-phase clock generation circuit.  
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Figure 6.11. Die photo of the prototype ADC. 
 
 
The chip shown in Figure 6.12 has a die area of 2 mm  2 mm, which is 
determined by the pad size. The differential output driver is placed near the pads, 
and the power is supported from the dedicated supply and ground lines. The spare 
chip area excluding ADC core is filled with decoupling capacitors using PMOS 
transistors for the power supply and reference voltage.  
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The chip is directly attached on the test board (chip on board package). 
The body size of the 64 pads in Figure 6.12 is 5 mm  5 mm on the board, so the 
expected length of the bonding wire is around 1.5 ~ 2.0 mm. The pad description 
is summarized in Table 6.3. 
 
 
Figure 6.12. Bonding diagram. 
 
 
Table 6.3. Pad description. 
PIN # Pin Name Description  
1 EXPN 
External PN enable (default High) 
High: external PN, Low: internal 
Input 
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Table 6.3 Continued 
2 PNI External PN input Input 
3 SET PN generator set (default Low) Input 
4 CMLD Digital common mode (0.9 V) I / O 
5 REFTOP Positive reference voltage (0.9 V) Input 
6 REFBOT Negative reference voltage (0.3 V) Input 
7 CMLA Analog common mode (0.6 V) I / O 
8, 18, 64 SUBST Substrate supply Power 
9 / 10 INP Positive analog input (CM: 0.3 V) Input 
11 / 12 INN Negative analog input (CM: 0.3 V) Input 
13 PNEN PN enable (default high) Input 
14 AVSS Analog ground (0 V) Power 
15 AVDD Analog supply (1.2 V) Power 
16 BSIN 
Bias current (50A sinking from AVDD) 
(1.37 k connected to AVDD) I / O 
17 BSTS Bias test (25A sinking from AVDD) I / O 
19 BSO 1mA sinking from OVDD I / O 
20, 32, 48 OVSS Output driver ground (0 V) Power 
21, 33, 49 OVDD Output driver supply (1.2 V) Power 
22 PNO Positive PN output 0 ~0.5V (100) Output 
23 PNOB Negative PN output 0 ~0.5V (100) Output 
24 ~ 58 DOx 
Positive digital output (24, 26, 28, 30, 32, 34, 
36, 38, 40, 42, 44, 46, 50, 52, 54, 56, 58) 
MSB (PAD24) ~ LSB (PAD 58) 
0 ~0.5V (100) 
Output 
25 ~ 59 DOBx 
Negative digital output (25, 27, 29, 31, 33, 
35, 39, 41, 43, 45, 47, 51, 53, 55, 57, 59) 
MSB (PAD25) ~ LSB (PAD 59) 
0 ~0.5V (100) 
Output 
60 DVDD Digital supply (1.2 V) Power 
61 DVSS Digital ground (1.2 V) Power 
62 CK Positive clock input (0.6 V  0.6 V) Input 
63 CKB Negative clock input (0.6 V  0.6 V) Input 
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A four-layer printed circuit board (PCB) is manufactured using FR-4. The 
layout of the top layer shown in Figure 6.13 includes most of the signal lines. The 
second and third layers are assigned for supply and ground planes, respectively. 
The bottom layer is used for some of the digital signal routing. The board has two 
power domains to isolate the digital noise of the output driver. The analog and 
digital power of the core ADC share one power domain and the other power 
domain is assigned to the output driver circuits.  
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Figure 6.13. PCB layout of the top layer. 
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The measured FFT results for 1 dBFS 5 MHz input at 240 MS/s and 8 
OSR are shown in Figure 6.14. Figures 6.14(a) and (b) are the reconstructed 
spectra of the raw modulator output without and with PN injection, respectively.  
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(d) (e) (f) 
Figure 6.14. Normalized FFT spectra of raw ADC output (a) without PN and (b) 
with PN injection, and after calibration using (c) integrator nonlinear calibration 
disabled, (d) DAC calibration disabled, (e) memoryless, and (f) memory models.  
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The PN dithers the harmonic tones and pattern noise, which improves the 
SFDR by 6 dB, but the SNDR is degraded by 4 dB due to the incomplete PN 
removal in Figure 6.14(b). Figure 6.14(f) illustrates that the calibration improves 
the SNDR and SFDR by around 23 dB and 29 dB, respectively, from Figure 
6.14(b). The third-order two-tap polynomial model is employed to the integrator 
calibration, and capacitor mismatch and gain error calibrations are also performed.  
With the integrator nonlinear calibration disabled, in Figure 6.14(c), the 
gain and DAC calibration attenuates the noise level, whereas the performance is 
limited by the third-order harmonic of the integrator. On the other hand, without 
the DAC calibration in Figure 6.14(d) (with the nonlinear integrator and gain 
calibration enabled), the mismatch between the first integrator and the following 
pipeline stages causes the large second-order harmonic tone. Comparing Figures 
6.14(e) and (f), the memory nonlinear calibration exhibits around 20 dB gain in 
SFDR relative to a memoryless nonlinear calibration, which clearly demonstrates 
the necessity of the memory error compensation.  
Figure 6.15 plots the performance versus input magnitude. The calibration 
improves the SFDR by more than 25 dB for all input levels compared with that 
before calibration. The maximum input signal (0 dBFS) just before the saturation 
of the output is 1.2 VPP. When the input is larger than 0 dBFS, the injected PN 
cannot be removed in digital domain, thereby seriously degrading the calibration 
performance. The SFDR for the input larger than around 2 dB is limited by the 
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third-order distortion of the first-stage amplifier, while, for the small input, the 
SFDR is limited by the even-order distortion, which is expected mainly from the 
gain mismatch between stages. The SNDR before calibration starts to saturate due 
to the increased amplifier distortion when the input signal is larger than around 5 
dB. After calibration, the SNDR slope is constant up to the point where the output 
is saturated. When the input signal is less than 15 dBFS, the SFDR both before 
and after calibration increases again. 
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Figure 6.15. Performance versus input signal power. 
 
 
One concern of nonlinear parameter learning is its dependency on the 
input signal amplitude. The training curves for 1 dBFS and 7 dBFS 5 MHz 
input are compared in Figure 6.16.  For a smaller input, the settling of nonlinear 
coefficients a1i’s in Figure 6.16(d) is far slower than that in Figure 6.16(a) 
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because the identification of the nonlinear parameter relies on the inter-
modulation product between the input and PN.  
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Figure 6.16. Training curves (240MS/s update rate) for 1 dBFS input (a) 
memoryless nonlinear coefficient ai’s, (b) capacitor mismatch coefficient ci’s, (c) 
performance, and for 7 dBFS input (d) ai’s,  (e) ci’s, and (f) performance. 
 
 
In DAC calibration, due to the signal dependent PN injection, C2 and C3 in 
Figure 6.16(e) are trained faster than c1 and c4 for a small input signal, while, in 
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Figure 6.16(b), the capacitor mismatch is identified with a similar speed for a 
large input. However, as described in Figure 6.16(f), the amplifier nonlinearity for 
a small input signal is not a critical limiting factor of the performance, and 
calibration speed is still not much different between Figures 6.16(c) and (f). The 
LMS adaptation achieves larger than 83 dBc within 1.8 Msamples (7.5 msec at 
240 MS/s) for 1 dBFS input. The steady-state SFDR fluctuation is within 1dB 
centered at 84.5dBc in Figure 6.16(c). 
Figure 6.17 is the SNDR and SFDR for different input frequency at 240 
MS/s clock frequency. The performance is measured at 1 MHz, 3 MHz, 5 MHz, 
and 10 MHz where the input signal band-pass filters removing the harmonic tone 
of the input source are available in the experiment.  
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Figure 6.17. Measured performance versus input frequency before and after 
calibration.  
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For a high frequency single-tone input, the harmonic tones appear at the 
out-of-band on top of the high quantization noise, so the third-order 
intermodulation (IM3) using two-tone signal is measured to demonstrate the 
modulator linearity for high frequency input.  
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Figure 6.18. Normalized FFT spectra of raw ADC output (a) without PN and (b) 
with PN injection, and after calibration using (c) memoryless and (d) memory 
models.  
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The IM3 for 6.5 dBFS two-tone signals at 14.9 MHz and 15.1 MHz is 
shown in Figure 6.18. The calibration in Figure 6.18(d) improves the IM3 more 
than 30 dB from that without calibration of Figure 6.18(a). The average IM3 after 
calibration is 87.1dBc and the steady-state fluctuation is within 2 dB. Again, 
Figures 6.18(c) and (d) illustrate that the memory model more accurately 
represents the modulator non-ideality. The IM3 with different input frequency is 
measured in Figure 6.19. Two-tone signal with 200 kHz space is applied as an 
input signal.  
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Figure 6.19. Measured IM3 versus input frequency.  
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Figure 6.20 is the SNDR and SFDR for different sampling frequencies. Up 
to 240 Ms/s, the SFDR after calibration is higher than 80 dBc. At low sampling 
rate, the SNDR is around 67.8 dB. When the sampling frequency is higher than 
240 MS/s, the third order harmonic tone starts to increase and degrades the ADC 
performance. All measured data are obtained for 1 dBFS 5 MHz input. Due to 
the unbalanced input network, the second-order harmonic at the output FFT 
spectra changes more than 10 dB according to the sampling frequency. This 
second-order harmonic tone is attenuated by changing the coupling capacitor 
between the positive and negative analog input. As the sampling frequency 
increases, a small capacitor is applied to balance the differential input network. In 
this measurement, 56 pF and 11 pF are used for a 110 MS/s and 240 MS/s 
sampling rates, respectively. 
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Figure 6.20. Measured SNDR and SFDR versus sampling frequency.  
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The chip performance is summarized in Table 6.4. The power 
consumption of the core ADC is around 37 mW (analog 28 mW / digital 9 mW) 
from 1.25 V supply. The synthesized calibration circuit consumes around 12 mW 
and occupies 0.08 mm2, which are mainly determined by the number of 
multipliers in the adaptive filter (APF) and LMS weight update block (WUB). 
The two-tap third-order polynomial model for the integrator calibration requires 
10 and 6 multipliers in APF and WUB, respectively (the DAC calibration 
performing only bitwise operation consists of adders and multiplexers). Each 
multiplier with a 28-b (14-b  14-b) word length consumes around 0.4 mW at 240 
MS/s clock speed. When the calibration operates in foreground, i.e., WUB is 
disabled, the power consumption becomes around 9 mW.  
 
Table 6.4. Summary of the prototype chip performance. 
 
Sample Rate 240 MS/s 
 Before After 
SNDR (@ 5 MHz input) 47.8 dB 67.0 dB 
SFDR (@ 5 MHz input) 50.2 dBc 84.5 dBc 
IM3 (6.5 dBFS two-tone  
@15.1 MHz and 14.9 MHz) 55.8 dBc 87.1 dBc 
Calibration time ~ 8 msec 
Power  
consumption 
ADC core 37 mW (@ 1.25V) 
Calibration 
WUB enabled: 12 mW (estimation) 
WUB disabled:  9 mW (estimation) 
Technology 65-nm CMOS digital low-leakage process 
Area 
ADC core  0.28 mm2 
Calibration 0.08 mm2 (estimation) 
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CHAPTER 7 
PIECEWISE LINEAR MODEL 
 The polynomial model is mainly used for nonlinear calibration in this 
work, but the polynomial model has two critical drawbacks. First, the error 
parameter identification reliant on the input signal amplitude limits the ADC 
performance when the input statics change faster than the calibration speed. 
Second, to implement the polynomial model, the calibration circuit includes many 
multipliers, which increases the overhead of the chip area and power consumption. 
The possible solution for handling these issues can be a piecewise linear model 
[72],[73]. Using this linear approximation, we can significantly reduce the 
number of multipliers and simplify the digital circuits. In addition, since the 
coefficients for each segment are updated by the input corresponding to the 
segment, it is less sensitive to the input statistics. To improve the accuracy of the 
model with a moderate digital complexity, this segmented linear model can even 
be extended to a segmented low-order polynomial model. This chapter compares 
the piecewise and polynomial models to understand the advantages and 
disadvantages of each model. Although the detailed analysis here is mostly about 
the accuracy and complexity in terms of the error modeling, the comparison in 
terms of the identification is also briefly mentioned.  
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7.1  Polynomial Model 
In weakly nonlinear circuits such as amplifiers and switches, the 
polynomial function in Equation (7.1) can faithfully represent the nonlinear error 
with a reasonable number of error parameters.  
 
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i
outioutoutout DDDDX
1
3
3
2
21
ˆ    (7.1) 
where Xˆ is the recovered input from the distorted output Dout of the circuit. The 
practical issue in adapting this model to digital calibration rises from the fact that 
polynomial function is based on the multiplication. Whenever one order of 
polynomial function is increased, two additional multipliers are required. Note 
that noutD  is obtained by multiplying outD  and 
1n
outD , which can be obtained from 
the lower order term. Thus, the total number of multiplications required to 
implement an N-th order polynomial model is [1+2(N1)]. On the other hand, the 
word length of the multiplier is calculated from the required accuracy of the 
model. For the purpose of the comparison among different nonlinear models, the 
integral nonlinearity (INL) can be used as an indicator of nonlinearity. Although it 
is arguable that the INL does not necessarily represent the overall ADC 
nonlinearity, the linearity specification can be satisfied by attenuating the INL 
within a certain range. 
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The INL from the fixed-point multiplication, i.e., the maximum error 
between floating-point and fixed-point models, is derived by 
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where |Y| >> |Eq| is assumed. From Equation (7.2), the normalized maximum error 
with Ki-bit word length is caused by the maximum output signal Y (Ymax = 1) and 
given by  
 .
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In Equation (7.3), the linear error coefficient a1 of circuits is generally much 
larger than the other higher-order coefficients ai (i1), so using different word-
length Ki for each error term realizes efficient implementation.  
Figure 7.1 illustrates the simulated INL using ‘fminsearch’ function in 
MATLAB minimizing the MSE between the floating-point and fixed-point 
models. To clarify the relation between the nonlinear error and required word 
length, it is assumed that the offset and gain error terms are completely removed 
(K0 and K1 = ) and  only third-order distortion is considered (a3 = 0.05, ai = 0 if i 
= 2 or i > 3). When the bit used for the third-order model is larger than three (K3 > 
3), the simulation results are well matched to Equation (7.3). For this simulation 
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condition, the word length for the third-order model should be larger than 8 bit to 
achieve 10 bit level INL. 
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Figure 7.1. Simulated INL for a fixed-point polynomial model (a3 = 0.05). 
 
 
7.2  Piecewise Linear Model  
In the piecewise linear model, the output is divided into multiple segments 
M and the output corresponding to each segment m is approximated to a linear 
model with a gain m and a coordinate (Dm, Xm) in the segment as shown in 
Figure 7.2, and the recovered input is given by  
   .ˆ moutmmmoutm DXDDX    (7.4) 
In this model, only one corresponding linear model is applied to each output, so it 
can be implemented with one multiplier and M multiplexers. The number of the 
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error parameters is 2M, which is much larger than that in the polynomial model. 
Theoretically, this segmented model reduces the input-dependent variance of the 
output and expedites the calibration [62]. However, in the calibration of the 
oversampling structure, the in-band input signal can be eliminated before the 
correlation, and the variance of the output is mainly dictated by the quantization 
noise. Considering that the variances of the quantization noise in each segment 
are similar, the calibration speed will increase proportionally to the number of 
segments M. On the other hand, unlike the polynomial model where the 
coefficient training is all correlated, the error parameters in each segment are 
identified independently from the other segments.  
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Figure 7.2. Approximation of nonlinear function to piecewise linear model. 
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Again, assuming that the inverse of the nonlinear circuit is well 
represented by a polynomial function, the estimation error is calculated from the 
difference between the floating-point polynomial function and fixed-point 
piecewise model. 
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 (7.5) 
One of the popular ways to determine the optimum error coefficients is by using 
the minimization of the MSE. From Equation (7.5), MSE of each segment m is 
given by 
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Solving Equation (7.6) for arbitrary nonlinear function  

N
i
i
iYa
0
 and m in the 
presence of the quantization noise is complicated. For simplicity, the third-order 
nonlinear model without second order (N = 3, a2 = 0) is assumed. In piecewise 
linear model, only one multiplier is needed, so a sufficiently large word length 
can be used for representing Y. Thus, Dout is replaced by Y in Equation (7.7).  
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where the number of segment M is used instead of m considering that the 
maximum error is generated when m = M. To obtain optimum M and M,  
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From Equation (7.8), we get 
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where M >> 1 (eq << 1) is assumed. Substituting M in Equation (7.7) by 
Equation (7.9) and taking the derivative with respect to M,  
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31, 35
1
4
33 qqoptM eMaaeMMaa 

   (7.10) 
Using Equations (7.10), Equation (7.9) is rewritten by 
 .3330
22
3010, 23 qqoptM eMaYeMaYaa   (7.11) 
From Equations (7.5), (7.10), and (7.11), the error between the piecewise and the 
third-order polynomial model is derived as  
      .12 23 qqqq MeYeMYMeYMeae  ,  (7.12) 
Since Meq = Ymax, the normalized maximum error (Ymax = 1) with Ks-bit segments 
( sK2  = M) is  
 .
sK
ae 2
3
max 2
3  (7.13) 
Equation (7.13) shows that the maximum fixed-point error decreases by four 
times when the number of segments is doubled.  
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Figure 7.3 illustrates the INL between the floating-point polynomial 
function and piecewise linear model with a fixed number of segments under the 
same method and simulation condition as Figure 7.1 (K0 and K1 = , a3 = 0.05, ai 
= 0 (if i = 2 or i > 3)). Similar to the first-order analysis in Equation (7.13), the 
INL in Figure 7.3 reduces as a function of sK22 . To achieve 10 b level INL, the 
number of segment ( sK2 ) larger than 8 (3 bit) is required. 
 
1 2 3 4
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0.005
0.01
0.015
0.02
X: 3
Y: 0.001465
Ks [=log2 (the number of segments)]
IN
L
 
Figure 7.3. Simulated INL for a piecewise linear model (a3 = 0.05). 
 
 
In the piecewise linear model in Equation (7.4), if we set gain error  term 
to be 0, it becomes a look-up table. Assuming that the word length is sufficiently 
large, the number of columns needed in a look-up can be derived in a similar way, 
and the maximum fixed-point error is given by  
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e
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  (7.14) 
  
7.3  Comparison  
In the previous sections, the relation between the maximum fixed-point 
error and the hardware cost is analyzed. Although the polynomial model 
efficiently expresses the weakly nonlinear circuit, the number of the multiplier 
and its word length increase when the order of polynomial or amount of 
nonlinearity increase, thereby requiring high hardware cost in modeling nonlinear 
error in Equation (7.3). The maximum error in the piecewise model can be greatly 
attenuated according to the number of segments which can be implemented by 
simple multiplexers, so that it can be more efficient to represent highly nonlinear 
circuits. 
The number of error parameters in the piecewise linear model is much 
larger than that in the polynomial model, which is expected to increase the effort 
in the identification of the model. In this aspect, the proper trade-off between 
these two models, e.g., a segmented polynomial model, can be a good future 
research topic.  
Figure 7.4 compares the  calibration performance between the third-order 
two-tap polynomial and 8-segment two-tap piecewise linear model using the 
measured ADC data from Figure 6.14. In the PN-based calibration, the minimum 
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segment larger than the PN signal amplitude is necessary for the identification, so 
the maximum number of segments is 8 in this work (the PN amplitude is around 
1/8 of the input dynamic range). Although the adaptation method and mechanism 
need to be further investigated in the future, the measured results illustrate that 
this simple piecewise linear model can replace the polynomial model. The 
estimated total power of the 8-segment piecewise calibration is around 50 % of 
that using the third-order polynomial model.  
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(a) (b) 
Figure 7.4. Measured FFT results after calibration using (a) third-order 
polynomial and (b) 8-segment piecewise linear models. 
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CHAPTER 8 
 CONCLUSION 
 This research presents the first attempt to digitally compensate the 
nonlinear memory errors in ΣΔ modulators. The output-referred distortion 
analysis helps to analyze the nonlinear memory error in switched-capacitor 
circuits and treat multiple error sources in one frame. The analysis shows that the 
nonlinear errors in a DTI can be represented by an APTF with one-tap memory. 
To efficiently address the capacitor mismatch, the selective PN injection utilizing 
the differential DAC structure reduces the circuit overhead involved with the 
calibration. The injected PN is cancelled out in the analog domain, which resolves 
the input signal dynamic range reduction. The error parameters identification 
based on the independence between the input signal and a one-bit PN significantly 
simplifies the complexity of the calibration circuit. 
 The proposed techniques are applied to the prototype 1-0 MASH structure 
to show the effectiveness and limitations of the proposed schemes. The prototype 
ADC successfully demonstrates that the static nonlinear memory error can be 
compensated in the digital domain allowing simple analog circuit topologies. 
Unlike to the computer simulation, which generates only the deterministic error, 
the dynamic error of the real chip is difficult to model and calibrate, so the 
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performance enhancement is limitedly achieved when comparing the 
measurement results to simulated ones. Thus, either a more sophisticated model 
reflecting the dynamic errors or careful analog design minimizing the error will be 
required to further improve the efficiency of the proposed approaches.  
 The complexity of the digital calibration is dependent on the nonlinearity 
of the analog circuits. For weakly nonlinear amplifiers, a simple third-order model 
sufficiently represents the nonlinear error. With a moderate OSR and gain, this 
nonlinear calibration is required for only the first stage. Thus, finding the optimal 
trade-off between analog and digital parts will be a good topic for future research. 
The comparison between the polynomial and piecewise models has been 
described briefly in Chapter 7. The identification of the piecewise model needs 
further investigation for the complete comparison. Although the memory model is 
mainly applied in the context of the ΣΔ conversion, the concept of the nonlinear 
memory error analysis is extensible to the other types of mixed-signal processing. 
With technology downscaling, the digital technique can potentially lead to a 
viable approach to achieve wideband, highly linear ΣΔ ADCs. 
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APPENDIX A 
ANALYSIS OF FIXED-POINT 
ERROR IN CALIBRATION 
A.1  First-Order Modulator  
Proof of Equation (3.16):  
Consider only the linear error (i = 1) in Equation (3.15) 
 1 1( ) ( ) ( 1).e q qe n a e n b e n     (A.1) 
Taking the z-transform of both sides and setting z = ej2f, the power spectral 
density (PSD) of Ee is given by 
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Therefore, the in-band noise power for a given OSR is 
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where  sin ff    for 1f  and .S F P
S
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C    
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Relationship between fixed-point error and quantization noise leakage:  
Assuming a linear model of Equation (3.1) for the modulator, the input-
referred quantization noise leakage is 
 
),()(11
)()(
1
1
11
1
1
1
1
zE
z
zbazE
z
z
z
z
zE
STF
NTF
STF
NTFzE
qq
q
real
real
ideal
ideal
ql





 

 


 

  (A.4) 
which essentially reduces to Equation (A.1). 
 
A.2  Second-Order Modulator  
Proof of Equation (3.24):  
Consider only the first-order (i = 1) terms in Equation (3.22) 
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Using Equation (3.23), Equation (A.5) is rewritten as 
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Thus, the fixed-point error is  
 1 2 3( ) ( ) ( ) ( ) ( 1) ( 2),e d a q q qe n e n e n c e n c e n c e n        (A.7) 
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Therefore, the in-band noise power is 
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Relationship between fixed-point error and quantization noise leakage:  
From Equation (3.22), the total modulator error is 
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Since 
   ),(2)(21)( 21
2
1
22
1 zEzYz
zzY q 


  (A.11) 
Equation (A.10) can be rewritten as 
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Therefore, the fixed-point error is given by 
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In contrast, in Figure 3.3(a), the modulator output is 
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Thus, the input-referred quantization noise leakage is 
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which is equivalent to Equation (A.13). 
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APPENDIX B 
ANALYSIS OF CAPACITOR 
MISMATCH IN PN INJECTION 
B.1  First-Order Modulator  
In Figure B.1(a), T and D represent the capacitor mismatch errors in the 
PN injection and DAC feedback paths, respectively. Neglecting quantization 
noise, i.e., Y = D, the modulator output with mismatch can be expressed as 
  1 1 11 ,n n n n nT a Dd x t e d            (B.1) 
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1 1
( ) ( )
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n n i n i
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i i
e a d b d 
 
       and the superscripts n and n–1 are 
shorthand notations of sample index. The error- corrected output Dc is then given 
by 
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       is the estimated modulator distortion. 
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Figure B.1 (a) Error model of first-order ΣΔ modulator with capacitor mismatches 
in the test signal and DAC feedback paths with quantization noise neglected, (b) 
and (c) the transformation leading to (B3), and (d) the effect of the PN mismatch 
on X, a1 and b1. 
 
In the following analysis, the linear (first-order) effect of T and D is 
identified first, and the result will subsequently be generalized to the nonlinear 
case by induction. Neglecting the terms of i > 1 in Equations (B.1) and (B.2), we 
have 
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where '1 1 .Db b   From Equations (3.3) and (3.4), 1ˆa  and 1ˆb  can be determined 
by jointly solving the following equations: 
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Using Equations (B.4), (B.5) is rewritten as 
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where    ( ) ( )dtE E d n t n jj     and d(n) and t(n) are assumed stationary. Using 
Equation (B.3), we have 
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Since Edt(–1) = 0, Equation (B.7) yields 
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Therefore, Equation (B.6) solves to 
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Substituting Equation (B.9) in Equations (B.4) and using Equation (B.3), we have 
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i.e., the net effect of PN mismatch is a scaling of X inversely proportional to 1 + 
T. In general, when nonlinear terms are included, we can induce from the above 
calculation that 
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 (B.11) 
Results in Equation (B.11) are confirmed by behavioral simulations. 
 
B.2  Second-Order Modulator  
Figure B.2, T1, T2 D1, and D2 represent the capacitor mismatch errors 
in the PN injection and DAC feedback paths of the two integrator loops in a 
second-order modulator.  
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Figure B.2 Error model of second-order sigma-delta modulator with capacitor 
mismatches in the test signal and DAC feedback paths in both integrator loops 
(quantization noise neglected). 
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Again, neglecting quantization noise, i.e., Y1 = D1 and Y2 = D2, the 
integrator outputs with mismatch can be expressed as 
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According to Figure 3.2(b), the calibrated output Dc of the second stage is given 
by 
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and the estimated first-stage output is 
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The coefficient c is to precisely eliminate T1.  
We will examine the first-order behavior of the mismatch by neglecting all 
nonlinear terms in (B14) and (B16), which yields 
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Combining Equations (B.18) and (B.19), we have 
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Thus, Equation (B.12) yields 
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A similar procedure performed on Equation (B.15) results 
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where  
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In Equation (B.22), the known variables are 11,a , 11,b , 21,a , 21,b , 1, , 2, , 3, , 
and 4, , and the unknowns are 11,aˆ , 11,bˆ , 21,aˆ , and 21,bˆ , and c, which can be 
determined by jointly solving the following five (independent) equations: 
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Using Equation (B.22), we have 
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where        2 1 2 1 2 2 2 2( ) ( ) , ( ) ( ) ,d t d tE E d n t n j E E d n t n jj j       
and d(n) and t(n) are again assumed stationary. Using Equation (B.21), we obtain 
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Solving Equations (B.24)–(B.28) with Equations (B.29)–(B.32), we have 
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In addition, we also obtain from Equation (B.33) 
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Substituting Equations (B.32) and (B.31) in Equation (B.22), using Equation 
(B.21), we have 
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i.e., the net effect of mismatch is a scaling of X inversely proportional to 1 + 3.  
In general, when nonlinear terms are included, we can induce from the 
above calculation that 
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 (B.36) 
Results in Equation (B.36) are confirmed by behavioral simulations. 
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